|
Design Automation Standards Committee
The Design Automation Standards Committee (DASC) is a subgroup of interested individuals members of the Institute of Electrical and Electronics Engineers (IEEE) Computer Society and Standards Association. It oversees IEEE Standards that are related to computer-aided design (known as design automation). It is part of the IEEE Computer Society. This group sponsors and develops standards under the policies of the IEEE. The group started in the summer of 1984 at the Design Automation Conference. Initially, the group supported VHDL as a standard, but extended its coverage to Verilog, and then additional areas in the design automation space. After going through a period of very few meetings in 2004–06 which ended with some contention about Power standards (see Common Power Format and Unified Power Format), the group developed new and explicipolicies and procedures With these procedures approved in 2007, the group began meeting monthly via teleconference. Active meetings include EDA c ... [...More Info...] [...Related Items...] OR: [Wikipedia] [Google] [Baidu] |
Institute Of Electrical And Electronics Engineers
The Institute of Electrical and Electronics Engineers (IEEE) is a 501(c)(3) professional association for electronic engineering and electrical engineering (and associated disciplines) with its corporate office in New York City and its operations center in Piscataway, New Jersey. The mission of the IEEE is ''advancing technology for the benefit of humanity''. The IEEE was formed from the amalgamation of the American Institute of Electrical Engineers and the Institute of Radio Engineers in 1963. Due to its expansion of scope into so many related fields, it is simply referred to by the letters I-E-E-E (pronounced I-triple-E), except on legal business documents. , it is the world's largest association of technical professionals with more than 423,000 members in over 160 countries around the world. Its objectives are the educational and technical advancement of electrical and electronic engineering, telecommunications, computer engineering and similar disciplines. History Origins ... [...More Info...] [...Related Items...] OR: [Wikipedia] [Google] [Baidu] |
IEEE 1164
The IEEE 1164 standard (''Multivalue Logic System for VHDL Model Interoperability'') is a technical standard published by the IEEE in 1993. It describes the definitions of logic values to be used in electronic design automation, for the VHDL hardware description language. It was sponsored by the Design Automation Standards Committee of the Institute of Electrical and Electronics Engineers (IEEE). The standardization effort was based on the donation of the Synopsys MVL-9 type declaration. The primary data type (standard unresolved logic) consists of nine character literals (see table on the right). This system promoted a useful set of logic values that typical CMOS logic designs could implement in the vast majority of modeling situations, including: * 'Z' literal to make tri-state buffer logic easy * 'H' and 'L' weak drives to permit wired-AND and wired-OR logic. * 'U' for default value for all object declarations so that during simulations uninitialized values are easily detec ... [...More Info...] [...Related Items...] OR: [Wikipedia] [Google] [Baidu] |
IEEE Standards
The Institute of Electrical and Electronics Engineers (IEEE) is a 501(c)(3) professional association for electronic engineering and electrical engineering (and associated disciplines) with its corporate office in New York City and its operations center in Piscataway, New Jersey. The mission of the IEEE is ''advancing technology for the benefit of humanity''. The IEEE was formed from the amalgamation of the American Institute of Electrical Engineers and the Institute of Radio Engineers in 1963. Due to its expansion of scope into so many related fields, it is simply referred to by the letters I-E-E-E (pronounced I-triple-E), except on legal business documents. , it is the world's largest association of technical professionals with more than 423,000 members in over 160 countries around the world. Its objectives are the educational and technical advancement of electrical and electronic engineering, telecommunications, computer engineering and similar disciplines. History Origins ... [...More Info...] [...Related Items...] OR: [Wikipedia] [Google] [Baidu] |
EE Times
''EE Times'' (''Electronic Engineering Times'') is an electronics industry magazine published in the United States since 1972. EE Times is currently owned by AspenCore, a division of Arrow Electronics since August 2016. Since its acquisition by AspenCore, EE Times has seen major editorial and publishing technology investment and a renewed emphasis on investigative coverage. New features include The Dispatch, which profiles frontline engineers and unpacks the real-life design problems and their solutions in technical yet conversational reporting. Ownership and status ''EE Times'' was launched in 1972 by Gerard G. Leeds of CMP Publications Inc. In 1999, the Leeds family sold CMP to United Business Media for $900 million. After 2000, ''EE Times'' moved more into web publishing. The shift in advertising from print to online began to accelerate in 2007 and the periodical shed staff to adjust to the downturn in revenue. In July 2013, the digital edition migrated to UBM TechWeb's ... [...More Info...] [...Related Items...] OR: [Wikipedia] [Google] [Baidu] |
Accellera
Accellera Systems Initiative (Accellera) is a standards organization that supports a mix of user and vendor standards and open interfaces development in the area of electronic design automation (EDA) and integrated circuit (IC) design and manufacturing. It is less constrained than the Institute of Electrical and Electronics Engineers (IEEE) and is therefore the starting place for many standards. Once mature and adopted by the broader community, the standards are usually transferred to the IEEE. History In 2000, Accellera was founded from the merger of Open Verilog International (OVI) and VHDL International, the developers of Verilog and VHDL respectively. Both were originally formed nine years earlier in 1991. In June 2009, a merger was announced between Accellera and The SPIRIT Consortium, another major EDA standards organization focused on IP deployment and reuse. The SPIRIT Consortium obtained SystemRDL from the SystemRDL Alliance and then developed IP-XACT. The merger was com ... [...More Info...] [...Related Items...] OR: [Wikipedia] [Google] [Baidu] |
Property Specification Language
Property Specification Language (PSL) is a temporal logic extending linear temporal logic with a range of operators for both ease of expression and enhancement of expressive power. PSL makes an extensive use of regular expressions and syntactic sugaring. It is widely used in the hardware design and verification industry, where formal verification tools (such as model checking) and/or logic simulation tools are used to prove or refute that a given PSL formula holds on a given design. PSL was initially developed by Accellera for specifying properties or assertions about hardware designs. Since September 2004 the standardization on the language has been done in IEEE 1850 working group. In September 2005, the IEEE 1850 Standard for Property Specification Language (PSL) was announced. Syntax and semantics PSL can express that if some scenario happens now, then another scenario should happen some time later. For instance, the property "a should always eventually be ed" can be expr ... [...More Info...] [...Related Items...] OR: [Wikipedia] [Google] [Baidu] |
Esterel
Esterel is a synchronous programming language for the development of complex reactive systems. The imperative programming style of Esterel allows the simple expression of parallelism and preemption. As a consequence, it is well suited for control-dominated model designs. The development of the language started in the early 1980s, and was mainly carried out by a team of Ecole des Mines de Paris and INRIA led by Gérard Berry in France. Current compilers take Esterel programs and generate C code or hardware (RTL) implementations (VHDL or Verilog). The language is still under development, with several compilers out. The commercial version of Esterel is the development environment Esterel Studio. The company that commercialize itSynfora initiated a normalization process with the IEEE in April 2007 however the working group (P1778) dissolved March 2011. ThEsterel v7 Reference Manual Version v7 30 – initial IEEE standardization proposalis publicly available. The Multiform Notion ... [...More Info...] [...Related Items...] OR: [Wikipedia] [Google] [Baidu] |
IP-XACT
IP-XACT is an XML format that defines and describes individual, re-usable electronic circuit designs (individual pieces of intellectual property, or IPs) to facilitate their use in creating integrated circuits (i.e. ''microchips''). IP-XACT was created by the SPIRIT Consortium as a standard to enable automated configuration and integration through tools. The goals of the standard are * to ensure delivery of compatible component descriptions from multiple component vendors, * to enable exchanging complex component libraries between electronic design automation (EDA) tools for SoC design (design environments), * to describe configurable components using metadata, and * to enable the provision of EDA vendor-neutral scripts for component creation and configuration (generators, configurators). Approved as IEEE 1685-2009 on December 9, 2009, published on February 18, 2010. Superseded by IEEE 1685-2014. IEEE 1685-2009 was adopted as IEC 62014-4:2015. Overview All documents will have ... [...More Info...] [...Related Items...] OR: [Wikipedia] [Google] [Baidu] |
Advanced Library Format
Advanced Library Format (ALF), also known as IEEE 1603 or IEC 62265, is an IEEE and IEC standard that describes a data specification language for library elements used in ASIC design applications for integrated circuits. ALF can model behavior, timing, power and noise, hot electron, electromigration Electromigration is the transport of material caused by the gradual movement of the ions in a conductor due to the momentum transfer between conducting electrons and diffusing metal atoms. The effect is important in applications where high direc ..., antenna effects, physical abstraction and physical implementation rules of library elements. References * **IEC 62265:2005 External linksVersion 2.0 reference manual (PDF) IEEE DASC st ... [...More Info...] [...Related Items...] OR: [Wikipedia] [Google] [Baidu] |
Standard Delay Format
Standard Delay Format (SDF) is an IEEE standard for the representation and interpretation of timing data for use at any stage of an electronic design process. It finds wide applicability in design flows, and forms an efficient bridge between dynamic timing verification and static timing analysis. It was originally developed as an OVI standard, and later modified into the IEEE format. Technically only the SDF version 4.0 onwards are IEEE formats. It is an ASCII format that is represented in a tool and language independent way and includes path delays, timing constraint values, interconnect delays and high level technology parameters. It has usually two sections: one for interconnect delays and the other for cell delays. SDF format can be used for back-annotation as well as forward-annotation. See also: VITAL, EDIF EDIF (Electronic Design Interchange Format) is a vendor-neutral format based on S-Expressions in which to store Electronic netlists and schematics. It was one of ... [...More Info...] [...Related Items...] OR: [Wikipedia] [Google] [Baidu] |
VHDL-VITAL
In computer chip design and manufacture VHDL-VITAL or simply VITAL, ''VHDL Initiative Towards ASIC Libraries'', refers to the IEEE Standard The Institute of Electrical and Electronics Engineers Standards Association (IEEE SA) is an operating unit within IEEE that develops global standards in a broad range of industries, including: power and energy, artificial intelligence systems, ... 1076.4 Timing. References {{Programmable Logic Hardware description languages ... [...More Info...] [...Related Items...] OR: [Wikipedia] [Google] [Baidu] |
