|
Merom (microarchitecture)
The Intel Core microarchitecture (provisionally referred to as Next Generation Micro-architecture, and developed as Merom) is a multi-core processor microarchitecture launched by Intel in mid-2006. It is a major evolution over the Yonah, the previous iteration of the P6 microarchitecture series which started in 1995 with Pentium Pro. It also replaced the NetBurst microarchitecture, which suffered from high power consumption and heat intensity due to an inefficient pipeline designed for high clock rate. In early 2004, Prescott needed very high power to reach the clocks it needed for competitive performance, making it unsuitable for the shift to dual/multi-core CPUs. On May 7, 2004, Intel confirmed the cancellation of the next NetBurst, Tejas and Jayhawk. Intel had been developing Merom, the 64-bit evolution of the Pentium M, since 2001, and decided to expand it to all market segments, replacing NetBurst in desktop computers and servers. It inherited from Pentium M the choice o ... [...More Info...] [...Related Items...] OR: [Wikipedia] [Google] [Baidu] |
Celeron
Celeron is a series of IA-32 and x86-64 computer microprocessor, microprocessors targeted at low-cost Personal computer, personal computers, manufactured by Intel from 1998 until 2023. The first Celeron-branded CPU was introduced on April 15, 1998, and was based on the Pentium II. Celeron-branded processors released from 2009 to 2023 are compatible with IA-32 software. They typically offer less performance per clock speed compared to flagship Intel CPU lines, such as the Pentium or Intel Core, Core brands. They often have less CPU cache, cache or intentionally disabled advanced features, with variable impact on performance. While some Celeron designs have achieved strong performance for their segment, the majority of the Celeron line has exhibited noticeably degraded performance. This has been the primary Market segmentation, justification for the higher cost of other Intel CPU brands versus the Celeron range. In September 2022, Intel announced that the Celeron brand, along wit ... [...More Info...] [...Related Items...] OR: [Wikipedia] [Google] [Baidu] |
Socket P
The Intel Socket P (mPGA478MN) is the mobile processor socket replacement for Core microarchitecture chips such as Core 2 Duo. It launched on May 9, 2007, as part of the Santa Rosa platform with the Merom and Penryn processors. Technical specifications The front-side bus (FSB) of CPUs that install in Socket P can run at 400, 533, 667, 800, or 1066 MT/s. By adapting the multiplier the frequency of the CPU can throttle up or down to save power, given that all Socket P CPUs support EIST, except for Celeron that do not support EIST. Socket P has 478 pins, but is not electrically pin-compatible with Socket M or Socket 478. Socket P is also known as a 478-pin Micro FCPGA or μFCPGA-478. On the plastic grid is printed mPGA478MN. See also * List of Intel microprocessors This generational list of Intel processors attempts to present all of Intel's processors from the 4-bit 4004 (1971) to the present high-end offerings. Concise technical data is given for each product. ... [...More Info...] [...Related Items...] OR: [Wikipedia] [Google] [Baidu] |
Central Processing Unit
A central processing unit (CPU), also called a central processor, main processor, or just processor, is the primary Processor (computing), processor in a given computer. Its electronic circuitry executes Instruction (computing), instructions of a computer program, such as arithmetic, logic, controlling, and input/output (I/O) operations. This role contrasts with that of external components, such as main memory and I/O circuitry, and specialized coprocessors such as graphics processing units (GPUs). The form, CPU design, design, and implementation of CPUs have changed over time, but their fundamental operation remains almost unchanged. Principal components of a CPU include the arithmetic–logic unit (ALU) that performs arithmetic operation, arithmetic and Bitwise operation, logic operations, processor registers that supply operands to the ALU and store the results of ALU operations, and a control unit that orchestrates the #Fetch, fetching (from memory), #Decode, decoding and ... [...More Info...] [...Related Items...] OR: [Wikipedia] [Google] [Baidu] |
To Be Determined
To be announced (TBA) is a Placeholder name, placeholder term used very broadly in event planning to indicate that although something is scheduled or expected to happen, a particular aspect of it remains to be fixed or set. Other versions of the term include to be confirmed (TBC) and to be determined, discussed, defined, decided, declared, or done (TBD). TBA versus TBC versus TBD These phrases are similar, but may be used for different degrees of indeterminacy: * To be announced (TBA) or to be declared (TBD) – details may have been determined, but are not yet ready to be announced. * To be confirmed (TBC), to be resolved (TBR), or to be provided (TBP) – details may have been determined and possibly announced, but are still subject to change prior to being finalized. * To be arranged, to be agreed (TBA), to be determined (TBD) or to be decided – the appropriateness, feasibility, location, etc. of a given event has not been decided. Other similar phrases sometimes used to conv ... [...More Info...] [...Related Items...] OR: [Wikipedia] [Google] [Baidu] |
Nehalem (microarchitecture)
Nehalem is the codename for Intel's 45 nm microarchitecture released in November 2008. It was used in the first generation of the Intel Core i5 and i7 processors, and succeeds the older Core microarchitecture used on Core 2 processors. The term "Nehalem" comes from the Nehalem River. Nehalem is built on the 45 nm process, is able to run at higher clock speeds without sacrificing efficiency, and is more energy-efficient than Penryn microprocessors. Hyper-threading is reintroduced, along with a reduction in L2 cache size, as well as an enlarged L3 cache that is shared among all cores. Nehalem is an architecture that differs radically from NetBurst, while retaining some of the latter's minor features. Nehalem later received a die-shrink to 32 nm with Westmere, and was fully succeeded by "second-generation" Sandy Bridge in January 2011. Technology * Cache line block on L2/L3 cache was reduced from 128 bytes in NetBurst & Merom/Penryn to 64 bytes per line in this gene ... [...More Info...] [...Related Items...] OR: [Wikipedia] [Google] [Baidu] |
Penryn (microarchitecture)
In Intel's Tick-Tock cycle, the 2007/2008 "Tick" was the shrink of the Core microarchitecture to 45 nanometers as CPUID model 23. In Core 2 processors, it is used with the code names Penryn (Socket P), Wolfdale (LGA 775) and Yorkfield (MCM, LGA 775), some of which are also sold as Celeron, Pentium and Xeon processors. In the Xeon brand, the Wolfdale-DP and Harpertown code names are used for LGA 771 based MCMs with two or four active Wolfdale cores. Architectural improvements over 65-nanometer Core 2 CPUs include a new divider with reduced latency, a new shuffle engine, and SSE4.1 instructions (some of which are enabled by the new single-cycle shuffle engine). Maximum L2 cache size per chip was increased from 4 to 6 MB, with L2 associativity increased from 16-way to 24-way. Cut-down versions with 3 MB L2 also exist, which are commonly called Penryn-3M and Wolfdale-3M as well as Yorkfield-6M, respectively. The single-core version of Penryn, listed as Penryn-L here, is not a sepa ... [...More Info...] [...Related Items...] OR: [Wikipedia] [Google] [Baidu] |
P6 (microarchitecture)
The P6 microarchitecture is the sixth-generation Intel x86 microarchitecture, implemented by the Pentium Pro microprocessor that was introduced in November 1995. It is frequently referred to as i686. It was planned to be succeeded by the NetBurst microarchitecture used by the Pentium 4 in 2000, but was revived for the Pentium M line of microprocessors. The successor to the Pentium M variant of the P6 microarchitecture is the Intel Core (microarchitecture), Core microarchitecture which in turn is also derived from P6. P6 was used within Intel's mainstream offerings from the Pentium Pro to Pentium III, and was widely known for low power consumption, excellent integer performance, and relatively high instructions per cycle (IPC). Features The P6 core was the sixth generation Intel microprocessor in the x86 line. The first implementation of the P6 core was the Pentium Pro CPU in 1995, the immediate successor to the original Pentium design (P5). P6 processors dynamically translate ... [...More Info...] [...Related Items...] OR: [Wikipedia] [Google] [Baidu] |
NetBurst
The NetBurst microarchitecture, called P68 inside Intel, was the successor to the P6 microarchitecture in the x86 family of central processing units (CPUs) made by Intel. The first CPU to use this architecture was the Willamette-core Pentium 4, released on November 20, 2000 and the first of the Pentium 4 CPUs; all subsequent Pentium 4 and Pentium D variants have also been based on NetBurst. In mid-2001, Intel released the ''Foster'' core, which was also based on NetBurst, thus switching the Xeon CPUs to the new architecture as well. Pentium 4-based Celeron CPUs also use the NetBurst architecture. NetBurst was replaced with the Core microarchitecture based on P6, released in July 2006. Technology The NetBurst microarchitecture includes features such as Hyper-threading, Hyper Pipelined Technology, Rapid Execution Engine, Execution Trace Cache, and replay system which all were introduced for the first time in this particular microarchitecture, and some never appeared ... [...More Info...] [...Related Items...] OR: [Wikipedia] [Google] [Baidu] |
Micro-FCBGA
A ball grid array (BGA) is a type of surface-mount packaging (a chip carrier) used for integrated circuits. BGA packages are used to permanently mount devices such as microprocessors. A BGA can provide more interconnection pins than can be put on a Dual in-line package, dual in-line or Quad Flat Package, flat package. The whole bottom surface of the device can be used, instead of just the perimeter. The traces connecting the package's leads to the wires or balls which connect the die to package are also on average shorter than with a perimeter-only type, leading to better performance at high speeds. Soldering of BGA devices requires precise control and is usually done by automated processes such as in computer-controlled automatic reflow ovens. Description The BGA is descended from the pin grid array (PGA), which is a package with one face covered (or partly covered) with pins in a grid pattern which, in operation, conduct electrical signals between the integrated circuit an ... [...More Info...] [...Related Items...] OR: [Wikipedia] [Google] [Baidu] |
Socket 604
Socket 604 is a 604-pin microprocessor socket designed to interface an Intel Xeon processor to the rest of the computer. It provides both an electrical interface as well as physical support. This socket is designed to support a heatsink. Launched on November 18, 2002, over the year after Socket 603, it was originally used to accommodate most Xeons introduced at the time. It was succeeded by LGA 771 in 2006 for low- and mid-end server ranges, but still stayed in the high-end server range, including 4- and 8-processor configurations, in which the successor - LGA 1567 - appeared in 2010. At the time, LGA 1366 was the primary socket for Xeons in low- and mid-end server ranges, with cheaper configurations still sometimes using the LGA 771 socket. The socket had an unusually long life span, lasting 9 years (2 years longer than consumer-grade LGA 775) until the last processors supporting it ceased production in the 3rd quarter of 2011. Technical specifications Socket 604 was designe ... [...More Info...] [...Related Items...] OR: [Wikipedia] [Google] [Baidu] |
LGA 771
LGA 771, also known as ''Socket J'', is a CPU interface introduced by Intel in 2006. It is used in Intel Core (microarchitecture), Core microarchitecture and NetBurst microarchitecture (Dempsey) based DP-capable server processors, the Dual-Core Xeon is codenamed Dempsey (microprocessor), Dempsey, Woodcrest (microprocessor), Woodcrest, and Wolfdale (microprocessor), Wolfdale and the Quad-Core processors Clovertown (microprocessor), Clovertown, Harpertown (microprocessor), Harpertown, and Yorkfield-CL. It is also used for the Intel Core 2, Core 2 Extreme QX9775, and blade servers designated under Conroe (microprocessor)#Conroe-CL, Conroe-CL. It was succeeded by LGA 1366 for the Nehalem (microarchitecture), Nehalem-based Xeon processors. Technical specifications As its name implies, it is a land grid array with 771 contacts. The socket has 771 protruding spring-loaded pins which touch the lands on the underside of the microprocessor. The "J" in "Socket J" refers to the now-canc ... [...More Info...] [...Related Items...] OR: [Wikipedia] [Google] [Baidu] |
