|
Intel QuickPath Interconnect
The Intel QuickPath Interconnect (QPI) is a scalable processor interconnect developed by Intel which replaced the front-side bus (FSB) in Xeon, Itanium, and certain desktop platforms starting in 2008. It increased the scalability and available bandwidth. Prior to the name's announcement, Intel referred to it as Common System Interface (CSI). Earlier incarnations were known as Yet Another Protocol (YAP) and YAP+. QPI 1.1 is a significantly revamped version introduced with Sandy Bridge-EP ( Romley platform). QPI was replaced by Intel Ultra Path Interconnect (UPI) in Skylake-SP Xeon processors based on LGA 3647 socket. Background Although sometimes called a "bus", QPI is a scalable interconnect fabric with dynamic routing capabilities. It was designed to compete with HyperTransport that had been used by Advanced Micro Devices (AMD) since around 2003. Intel developed QPI at its Massachusetts Microprocessor Design Center (MMDC) by members of what had been the Alpha Development G ... [...More Info...] [...Related Items...] OR: [Wikipedia] [Google] [Baidu] |
Microprocessor
A microprocessor is a computer processor (computing), processor for which the data processing logic and control is included on a single integrated circuit (IC), or a small number of ICs. The microprocessor contains the arithmetic, logic, and control circuitry required to perform the functions of a computer's central processing unit (CPU). The IC is capable of interpreting and executing program instructions and performing arithmetic operations. The microprocessor is a multipurpose, Clock signal, clock-driven, Processor register, register-based, digital integrated circuit that accepts binary code, binary data as input, processes it according to instruction (computing), instructions stored in its computer memory, memory, and provides results (also in binary form) as output. Microprocessors contain both combinational logic and sequential logic, sequential digital logic, and operate on numbers and symbols represented in the binary number system. The integration of a whole CPU on ... [...More Info...] [...Related Items...] OR: [Wikipedia] [Google] [Baidu] |
Chipset
In a computer system, a chipset is a set of electronic components on one or more integrated circuits that manages the data flow between the processor, memory and peripherals. The chipset is usually found on the motherboard of computers. Chipsets are usually designed to work with a specific family of microprocessors. Because it controls communications between the processor and external devices, the chipset plays a crucial role in determining system performance. Sometimes the term "chipset" is used to describe a system on chip (SoC) used in a mobile phone. Computers In computing, the term ''chipset'' commonly refers to a set of specialized chips on a computer's motherboard or an expansion card. In personal computers, the first chipset for the IBM PC AT of 1984 was the NEAT chipset developed by Chips and Technologies for the Intel 80286 CPU. In home computers, game consoles, and arcade hardware of the 1980s and 1990s, the term ''chipset'' was used for the custom audio ... [...More Info...] [...Related Items...] OR: [Wikipedia] [Google] [Baidu] |
Uncore
"Uncore" is a term used by Intel to describe the functions of a microprocessor that are not in the core, but which must be closely connected to the core to achieve high performance. It has been called "system agent" since the release of the Sandy Bridge microarchitecture. Details Typical processor cores contains the components of the processor involved in executing instructions, including the ALU, FPU, L1 and L2 cache. In contrast, Uncore functions include QPI controllers, L3 cache, snoop agent pipeline, on-die memory controller, on-die PCI Express Root Complex, and Thunderbolt controller. Other bus controllers such as SPI and LPC are part of the chipset. The Intel uncore design stems from its origin as the northbridge. The design of the Intel uncore reorganizes the functions critical to the core, making them physically closer to the core on-die, thereby reducing their access latency. Specifically, the microarchitecture In electronics, computer science and com ... [...More Info...] [...Related Items...] OR: [Wikipedia] [Google] [Baidu] |
Clarksfield (microprocessor)
Clarksfield is the code name for an Intel processor, initially sold as mobile Intel Core i7. It is closely related to the desktop Lynnfield processor, both use quad-core dies based on the 45 nm Nehalem microarchitecture and have integrated PCI Express and DMI links. The predecessor of Clarksfield, Penryn-QC was a multi-chip module with two dual-core Penryn dies based on Penryn microarchitecture, a shrink of Merom microarchitecture. The name of the direct successor of Clarksfield has not been announced. Arrandale is a later mobile processor but opens a new line of mid-range dual-core processors with integrated graphics. At the time of its release at the Intel Developer Forum on September 23, 2009, Clarksfield processors were significantly faster than any other laptop processor, including the Core 2 Extreme QX9300. The initial laptop manufacturers shipping products based on Clarksfield processors include MSI, Dell/Alienware, Hewlett-Packard, Toshiba and Asustek. [...More Info...] [...Related Items...] OR: [Wikipedia] [Google] [Baidu] |
Lynnfield (microprocessor)
Lynnfield is the code name for a quad-core processor from Intel released in September 2009. It was sold in varying configurations as Intel Core i5, Core i5-7xx, Intel Core i7, Core i7-8xx or Xeon X34xx. Lynnfield uses the Nehalem (microarchitecture), Nehalem microarchitecture and replaces the earlier Penryn (microarchitecture), Penryn based Wolfdale (microprocessor), Wolfdale and Yorkfield (microprocessor), Yorkfield processors, using the same 45 nm process technology, but with a new memory and bus interface. The product code for Lynnfield is 80605, its CPUID value identifies it as family 6, model 30 (0106Ex). Lynnfield is related to the earlier Bloomfield (microprocessor), Bloomfield and Gainestown (microprocessor), Gainestown microprocessors, which are used in server and high-end desktop systems. The main difference between the two is Lynnfield's use of the LGA 1156 processor socket as opposed to the LGA 1366 socket used by Bloomfield and Gainestown processors. LGA 1156 processor ... [...More Info...] [...Related Items...] OR: [Wikipedia] [Google] [Baidu] |
LGA 1156
LGA 1156 (land grid array 1156), also known as Socket H or H1, is an Intel desktop CPU socket. The last processors supporting the LGA 1156 ceased production in 2011. It was succeeded by the mutually incompatible socket LGA 1155. LGA 1156, along with LGA 1366, were designed to replace LGA 775. Whereas LGA 775 processors connect to a northbridge using the Front Side Bus, LGA 1156 processors integrate the features traditionally located on a northbridge within the processor itself. The LGA 1156 socket allows the following connections to be made from the processor to the rest of the system: * PCI-Express 2.0 ×16 for communication with a graphics card. Some processors allow this connection to be divided into two ×8 lanes to connect two graphics cards. Some motherboard manufacturers use Nvidia's NF200 chip to allow even more graphics cards to be used. * DMI for communication with the Platform Controller Hub (PCH). This consists of a PCI-Express 2.0 ×4 connection. * FDI for ... [...More Info...] [...Related Items...] OR: [Wikipedia] [Google] [Baidu] |
Flit (computer Networking)
In computer networking, a flit (flow control unit or flow control digit) is a link-level atomic piece that forms a network packet or stream. The first flit, called the header flit holds information about this packet's route (namely the destination address) and sets up the routing behavior for all subsequent flits associated with the packet. The header flit is followed by zero or more body flits, containing the actual payload of data. The final flit, called the tail flit, performs some book keeping to close the connection between the two nodes. A virtual connection holds the state needed to coordinate the handling of the flits of a packet. At a minimum, this state identifies the output port of the current node for the next hop of the route and the state of the virtual connection (idle, waiting for resources, or active). The virtual connection may also include pointers to the flits of the packet that are buffered on the current node and the number of flit buffers available on the ... [...More Info...] [...Related Items...] OR: [Wikipedia] [Google] [Baidu] |
Differential Signaling
Differential signalling is a method for electrically transmitting information using two complementary signals. The technique sends the same electrical signal as a differential pair of signals, each in its own conductor. The pair of conductors can be wires in a twisted-pair or ribbon cable or traces on a printed circuit board. Electrically, the two conductors carry voltage signals which are equal in magnitude, but of opposite polarity. The receiving circuit responds to the difference between the two signals, which results in a signal with a magnitude twice as large. The symmetrical signals of differential signalling may be referred to as ''balanced'', but this term is more appropriately applied to balanced circuits and balanced lines which reject common-mode interference when fed into a differential receiver. Differential signalling does not make a line balanced, nor does noise rejection in balanced circuits require differential signalling. Differential signalli ... [...More Info...] [...Related Items...] OR: [Wikipedia] [Google] [Baidu] |
Full Duplex
A duplex communication system is a point-to-point system composed of two or more connected parties or devices that can communicate with one another in both directions. Duplex systems are employed in many communications networks, either to allow for simultaneous communication in both directions between two connected parties or to provide a reverse path for the monitoring and remote adjustment of equipment in the field. There are two types of duplex communication systems: full-duplex (FDX) and half-duplex (HDX). In a full-duplex system, both parties can communicate with each other simultaneously. An example of a full-duplex device is plain old telephone service; the parties at both ends of a call can speak and be heard by the other party simultaneously. The earphone reproduces the speech of the remote party as the microphone transmits the speech of the local party. There is a two-way communication channel between them, or more strictly speaking, there are two communication channel ... [...More Info...] [...Related Items...] OR: [Wikipedia] [Google] [Baidu] |
Non-uniform Memory Access
Non-uniform memory access (NUMA) is a computer storage, computer memory design used in multiprocessing, where the memory access time depends on the memory location relative to the processor. Under NUMA, a processor can access its own local memory faster than non-local memory (memory local to another processor or memory shared between processors). NUMA is beneficial for workloads with high memory locality of reference and low lock contention, because a processor may operate on a subset of memory mostly or entirely within its own cache node, reducing traffic on the memory bus. NUMA architectures logically follow in scaling from symmetric multiprocessing (SMP) architectures. They were developed commercially during the 1990s by Unisys, Convex Computer (later Hewlett-Packard), Honeywell Information Systems Italy (HISI) (later Groupe Bull), Silicon Graphics (later Silicon Graphics International), Sequent Computer Systems (later IBM), Data General (later EMC Corporation, EMC, now Dell Te ... [...More Info...] [...Related Items...] OR: [Wikipedia] [Google] [Baidu] |
Memory Controller
A memory controller, also known as memory chip controller (MCC) or a memory controller unit (MCU), is a digital circuit that manages the flow of data going to and from a computer's main memory. When a memory controller is integrated into another chip, such as an integral part of a microprocessor, it is usually called an integrated memory controller (IMC). Memory controllers contain the logic necessary to read and write to dynamic random-access memory (DRAM), and to provide the critical memory refresh and other functions. Reading and writing to DRAM is performed by selecting the row and column data addresses of the DRAM as the inputs to the multiplexer circuit, where the demultiplexer on the DRAM uses the converted inputs to select the correct memory location and return the data, which is then passed back through a multiplexer to consolidate the data in order to reduce the required bus width for the operation. Memory controllers' bus widths range from 8-bit in earlier systems ... [...More Info...] [...Related Items...] OR: [Wikipedia] [Google] [Baidu] |
Intel Core I7
Intel Core is a line of multi-core (with the exception of Core Solo and Core 2 Solo) central processing units (CPUs) for midrange, embedded, workstation, high-end and enthusiast computer markets marketed by Intel Corporation. These processors displaced the existing mid- to high-end Pentium processors at the time of their introduction, moving the Pentium to the entry level. Identical or more capable versions of Core processors are also sold as Xeon processors for the server and workstation markets. Core was launched in January 2006 as a mobile-only series, consisting of single- and dual-core models. It was then succeeded later in July by the Core 2 series, which included both desktop and mobile processors with up to four cores, and introduced 64-bit support. Since 2008, Intel began introducing the Core i3, Core i5, Core i7 and Core i9 lineup of processors, succeeding Core 2. A new naming scheme debuted in 2023, consisting of Core 3, Core 5, and Core 7 for mainstream processors ... [...More Info...] [...Related Items...] OR: [Wikipedia] [Google] [Baidu] |
