|
Expanded Storage
z/Architecture, initially and briefly called ESA/390, ESA Modal Extensions (ESAME), is IBM's 64-bit computing, 64-bit complex instruction set computer (CISC) instruction set architecture, implemented by its mainframe computers. IBM introduced its first z/Architecture-based system, the IBM System z#IBM zSeries family, z900, in late 2000. Subsequent z/Architecture systems include the IBM z800, z990, z890, System z9, IBM System z10, System z10, zEnterprise 196, zEnterprise 114, IBM Z#zEnterprise gen2 (zBC12 and zEC12), zEC12, IBM Z#zEnterprise gen2 (zBC12 and zEC12), zBC12, IBM Z#IBM z13, z13, IBM Z#IBM z14, z14, IBM Z#IBM z15, z15, IBM Z#IBM z16, z16, and IBM Z#IBM z17, z17. z/Architecture retains backward compatibility with previous 32-bit-data/31-bit-addressing architecture ESA/390 and its predecessors back to the 32-bit-data/24-bit-addressing System/360. The IBM z13 is the last z Systems server to support running an operating system in ESA/390 architecture mode. However, all ... [...More Info...] [...Related Items...] OR: [Wikipedia] [Google] [Baidu] |
Status Register
A status register, flag register, or condition code register (CCR) is a collection of status Flag (computing), flag bits for a Central processing unit, processor. Examples of such registers include FLAGS register (computing), FLAGS register in the x86 architecture, flags in the program status word (PSW) register in the IBM System/360 architecture through z/Architecture, and the application program status register (APSR) in the ARM Cortex-A architecture. The status register is a hardware register that contains information about the state of the Central processing unit, processor. Individual bits are implicitly or explicitly read and/or written by the machine code instructions executing on the processor. The status register lets an instruction take action contingent on the outcome of a previous instruction. Typically, flags in the status register are modified as effects of arithmetic and bit manipulation operations. For example, a Z bit may be set if the result of the operation is ze ... [...More Info...] [...Related Items...] OR: [Wikipedia] [Google] [Baidu] |
IBM Z13
The z13 is a microprocessor made by IBM for their z13 mainframe computers, announced on January 14, 2015. Manufactured at GlobalFoundries' East Fishkill, New York fabrication plant (formerly IBM's own plant). IBM stated that it is the world's fastest microprocessor and is about 10% faster than its predecessor the zEC12 in general single-threaded computing, but significantly more when doing specialized tasks. The IBM z13 is the last z Systems server to support running an operating system in ESA/390 architecture mode. However, all 24-bit and 31-bit problem-state application programs originally written to run on the ESA/390 architecture are unaffected by this change. Description The Processor Unit chip (PU chip) has an area of 678 mm2 and contains 3.99 billion transistors. It is fabricated using IBM's 22 nm CMOS silicon on insulator fabrication process, using 17 metal layers and supporting speeds of 5.0 GHz, which is less than its predecessor, the zEC12. The PU chi ... [...More Info...] [...Related Items...] OR: [Wikipedia] [Google] [Baidu] |
Floating-point Registers
In computing, floating-point arithmetic (FP) is arithmetic on subsets of real numbers formed by a ''significand'' (a signed sequence of a fixed number of digits in some base) multiplied by an integer power of that base. Numbers of this form are called floating-point numbers. For example, the number 2469/200 is a floating-point number in base ten with five digits: 2469/200 = 12.345 = \! \underbrace_\text \! \times \! \underbrace_\text\!\!\!\!\!\!\!\overbrace^ However, 7716/625 = 12.3456 is not a floating-point number in base ten with five digits—it needs six digits. The nearest floating-point number with only five digits is 12.346. And 1/3 = 0.3333… is not a floating-point number in base ten with any finite number of digits. In practice, most floating-point systems use base two, though base ten (decimal floating point) is also common. Floating-point arithmetic operations, such as addition and division, approximate the corresponding real number arithmetic operations b ... [...More Info...] [...Related Items...] OR: [Wikipedia] [Google] [Baidu] |
Control Registers
A control register is a processor register that changes or controls the general behavior of a CPU or other digital device. Common tasks performed by control registers include interrupt control, switching the addressing mode, paging control, and coprocessor control. History The early CPU lacked dedicated control registers, and relied on a limited set of internal signals and flags. When IBM developed a paging version of the System/360, they added 16 control registers to the design for what became the 360/67. IBM did not provide control registers on other S/360 models, but made them a standard part of System/370, although with different register and bit assignments. As IBM added new features to the architecture, e.g., DAS, S/370-XA, S/370-ESA, ESA/390, they added additional fields to the control registers. With z/Architecture, IBM doubled the control register size to 64 bits. Control registers in IBM 360/67 On the 360/67, CR0 and CR2 are used by address translation, CR 4-6 ... [...More Info...] [...Related Items...] OR: [Wikipedia] [Google] [Baidu] |
Access Registers
In IBM terminology, an Access Register (AR) is a hardware register in ESA/370 and later mainframe instruction set architectures. Access registers work in conjunction with the general purpose registers, giving a program transparent access to up to sixteen 2 GB address spaces simultaneously. ARs were introduced with ESA/370 in 1988, and supported by the MVS/ESA operating system. In IBM System/360 architecture The IBM System/360 architecture is the model independent architecture for the entire S/360 line of mainframe computers, including but not limited to the instruction set architecture. The elements of the architecture are documented in the ''IB ... all instructions address memory by specifying a 12-bit offset (4096 bytes) from a value in a "base register" with optional indexing. Originally addresses occupied the low-order 24 bits of a base register, allowing a program to access up to 16 MB. System/370-XA extended the architecture to allow 31-bit addressing an ... [...More Info...] [...Related Items...] OR: [Wikipedia] [Google] [Baidu] |
Prefix Register
A prefix is an affix which is placed before the stem of a word. Particularly in the study of languages, a prefix is also called a preformative, because it alters the form of the word to which it is affixed. Prefixes, like other affixes, can be either inflectional, creating a new form of a word with the same basic meaning and same lexical category, or derivational, creating a new word with a new semantic meaning and sometimes also a different lexical category. Prefixes, like all affixes, are usually bound morphemes. English has no inflectional prefixes, using only suffixes for that purpose. Adding a prefix to the beginning of an English word changes it to a different word. For example, when the prefix ''un-'' is added to the word ''happy'', it creates the word ''unhappy''. The word ''prefix'' is itself made up of the stem ''fix'' (meaning "attach", in this case), and the prefix ''pre-'' (meaning "before"), both of which are derived from Latin roots. English language List ... [...More Info...] [...Related Items...] OR: [Wikipedia] [Google] [Baidu] |
Control Register
A control register is a processor register that changes or controls the general behavior of a CPU or other digital device. Common tasks performed by control registers include interrupt control, switching the addressing mode, paging control, and coprocessor control. History The early CPU lacked dedicated control registers, and relied on a limited set of internal signals and flags. When IBM developed a paging version of the System/360, they added 16 control registers to the design for what became the 360/67. IBM did not provide control registers on other S/360 models, but made them a standard part of System/370, although with different register and bit assignments. As IBM added new features to the architecture, e.g., DAS, S/370-XA, S/370-ESA, ESA/390, they added additional fields to the control registers. With z/Architecture, IBM doubled the control register size to 64 bits. Control registers in IBM 360/67 On the 360/67, CR0 and CR2 are used by address translation, CR 4- ... [...More Info...] [...Related Items...] OR: [Wikipedia] [Google] [Baidu] |
IBM Telum
Telum is a microprocessor made by IBM for the IBM z16 series mainframe computers. The processor was announced at the Hot Chips 2021 conference on 23 August 2021. Telum is IBM's first processor that contains on-chip acceleration for artificial intelligence inferencing while a transaction is taking place. Description The chip contains 8 processor cores with a deep superscalar out-of-order pipeline, running with more than 5 GHz clock frequency which is optimized for the demands of heterogenous enterprise-class workloads (e.g: finance, security sensitive applications, applications requiring extreme reliability). The cache and chip-interconnection infrastructure provides 32 MB cache per core and can scale to 32 Telum chips. The cache design has been described as "revolutionary" in 2021, by creating a system where the L2 cache of one core can be used as virtual L3 and L4 caches for another core. The Telum processor can either be water cooled or air cooled, but water cooling is req ... [...More Info...] [...Related Items...] OR: [Wikipedia] [Google] [Baidu] |
SIMD
Single instruction, multiple data (SIMD) is a type of parallel computer, parallel processing in Flynn's taxonomy. SIMD describes computers with multiple processing elements that perform the same operation on multiple data points simultaneously. SIMD can be internal (part of the hardware design) and it can be directly accessible through an instruction set architecture (ISA), but it should not be confused with an ISA. Such machines exploit Data parallelism, data level parallelism, but not Concurrent computing, concurrency: there are simultaneous (parallel) computations, but each unit performs exactly the same instruction at any given moment (just with different data). A simple example is to add many pairs of numbers together, all of the SIMD units are performing an addition, but each one has different pairs of values to add. SIMD is particularly applicable to common tasks such as adjusting the contrast in a digital image or adjusting the volume of digital audio. Most modern Cen ... [...More Info...] [...Related Items...] OR: [Wikipedia] [Google] [Baidu] |
IBM 3090
The IBM 3090 family is a family of mainframe computers that was a high-end successor to the IBM System/370 series, and thus indirectly the successor to the IBM System/360 launched 25 years earlier. Announced on 12 February 1985, the press releases did not explicitly mention that the two models, Model 200 and Model 400, were backwardly compatible with the 370; instead, they were simply positioned as replacements for the IBM 3033. The IBM 3090/200 version was rated at 18 MIPS and 31,000 UNIX Dhrystones. This was true of the entire line, which expanded with the release of the Model 120E, 150, 150E, 180, 180E, 200, 200E, 300, 300E, 400, 400E, 600E, 600J, and 600S 3090 were described as using "ideas from the ... IBM 3033, extending them ... It also took ... from the ... IBM 308X." The 400 and 600 were respectively two 200s or 300s coupled together as one system and could run in either single-system image mode or partitioned into two systems. Models and feature ... [...More Info...] [...Related Items...] OR: [Wikipedia] [Google] [Baidu] |
