IBM Telum
   HOME



picture info

IBM Telum
Telum is a microprocessor made by IBM for the IBM z16 series mainframe computers. The processor was announced at the Hot Chips 2021 conference on 23 August 2021. Telum is IBM's first processor that contains on-chip acceleration for artificial intelligence inferencing while a transaction is taking place. Description The chip contains 8 processor cores with a deep superscalar out-of-order pipeline, running with more than 5 GHz clock frequency which is optimized for the demands of heterogenous enterprise-class workloads (e.g: finance, security sensitive applications, applications requiring extreme reliability). The cache and chip-interconnection infrastructure provides 32 MB cache per core and can scale to 32 Telum chips. The cache design has been described as "revolutionary" in 2021, by creating a system where the L2 cache of one core can be used as virtual L3 and L4 caches for another core. The Telum processor can either be water cooled or air cooled, but water cooling is req ...
[...More Info...]      
[...Related Items...]     OR:     [Wikipedia]   [Google]   [Baidu]  


picture info

IBM Z15 (microprocessor)
The z15 is a microprocessor made by IBM for their IBM Z#IBM z15, z15 mainframe computers, announced on September 12, 2019. Description The processor unit chip (PU chip) has 12 cores. The z15 cores support two-way simultaneous multithreading. The cores implement the Complex instruction set computer, CISC z/Architecture with a superscalar, Out-of-order execution, out-of-order Instruction pipeline, pipeline. New in z15 is an on-chip nest accelerator unit, shared by all cores, to accelerate Data compression, compression. The cache (e.g. level 3) is doubled from the previous generation z14, while the "L4 cache increased from 672MB to 960MB, or +43%" with the new add-on chip system controller (SC) SCM. Both it and all levels of cache in the main processor from level 1 use eDRAM, instead of the traditionally used static random-access memory, SRAM. "A five-CPC drawer system has 4800 MB (5 x 960 MB) of shared L4 cache." References

{{Reflist IBM microprocessors, z15 ...
[...More Info...]      
[...Related Items...]     OR:     [Wikipedia]   [Google]   [Baidu]  



MORE