|
Engineering Change Order
An engineering change order (ECO), also called an engineering change notice (ECN), engineering change (EC), or engineering release notice (ERN), is an artifact used to implement changes to components or end products. The ECO is utilized to control and coordinate changes to product designs that evolve over time. The need for an engineering change may be triggered by a number of events and varies by industry. Typical engineering change categories are: * Product Evolution - a change resulting in applying an existing part to a new application and maintaining backwards compatibility * Cost Reduction - a change resulting in lower overall cost to produce or maintain * Product Performance - a change that improves the capabilities of the item * Safety - a change required to enhance the safety to those using or interacting with the item Usage and contents An ECO is defined as " document approved by the design activity that describes and authorizes the implementation of an engineerin ... [...More Info...] [...Related Items...] OR: [Wikipedia] [Google] [Baidu] |
ASIC
An application-specific integrated circuit (ASIC ) is an integrated circuit (IC) chip customized for a particular use, rather than intended for general-purpose use, such as a chip designed to run in a digital voice recorder or a high-efficiency video codec. Application-specific standard product chips are intermediate between ASICs and industry standard integrated circuits like the 7400 series or the 4000 series. ASIC chips are typically fabricated using metal–oxide–semiconductor (MOS) technology, as MOS integrated circuit chips. As feature sizes have shrunk and chip design tools improved over the years, the maximum complexity (and hence functionality) possible in an ASIC has grown from 5,000 logic gates to over 100 million. Modern ASICs often include entire microprocessors, memory blocks including ROM, RAM, EEPROM, flash memory and other large building blocks. Such an ASIC is often termed a SoC ( system-on-chip). Designers of digital ASICs often use a hardware des ... [...More Info...] [...Related Items...] OR: [Wikipedia] [Google] [Baidu] |
Logic Synthesis
In computer engineering, logic synthesis is a process by which an abstract specification of desired circuit behavior, typically at register transfer level (RTL), is turned into a design implementation in terms of logic gates, typically by a computer program called a ''synthesis tool''. Common examples of this process include synthesis of designs specified in hardware description languages, including VHDL and Verilog. Some synthesis tools generate bitstreams for programmable logic devices such as PALs or FPGAs, while others target the creation of ASICs. Logic synthesis is one step in circuit design in the electronic design automation, the others are place and route and verification and validation. History The roots of logic synthesis can be traced to the treatment of logic by George Boole (1815 to 1864), in what is now termed Boolean algebra. In 1938, Claude Shannon showed that the two-valued Boolean algebra can describe the operation of switching circuits. In the early d ... [...More Info...] [...Related Items...] OR: [Wikipedia] [Google] [Baidu] |
Placement (EDA)
Placement is an essential step in electronic design automation — the portion of the physical design flow that assigns exact locations for various circuit components within the chip's core area. An inferior placement assignment will not only affect the chip's performance but might also make it non-manufacturable by producing excessive wire-length, which is beyond available routing resources. Consequently, a placer must perform the assignment while optimizing a number of objectives to ensure that a circuit meets its performance demands. Together, the placement and routing steps of IC design are known as place and route. A placer takes a given synthesized circuit netlist together with a technology library and produces a valid placement layout. The layout is optimized according to the aforementioned objectives and ready for cell resizing and buffering — a step essential for timing and signal integrity satisfaction. Clock tree synthesis and Routing follow, completing the phys ... [...More Info...] [...Related Items...] OR: [Wikipedia] [Google] [Baidu] |
Routing (EDA)
In electronic design, wire routing, commonly called simply routing, is a step in the design of printed circuit boards (PCBs) and integrated circuits (ICs). It builds on a preceding step, called placement (electronic design automation), placement, which determines the location of each active element of an IC or component on a PCB. After placement, the routing step adds wires needed to properly connect the placed components while obeying all design rules for the IC. Together, the placement and routing steps of IC design are known as place and route. The task of all routers is the same. They are given some pre-existing polygons consisting of pin (electronics), pins (also called terminals) on cells, and optionally some pre-existing wiring called preroutes. Each of these polygons are associated with a net (electronics), net, usually by name or number. The primary task of the router is to create geometries such that all terminals assigned to the same net are connected, no terminals a ... [...More Info...] [...Related Items...] OR: [Wikipedia] [Google] [Baidu] |
Layout Extraction
The electric circuit extraction or simply circuit extraction, also netlist extraction, is the translation of an integrated circuit layout back into the electrical circuit (netlist) it is intended to represent. This extracted circuit is needed for various purposes including circuit simulation, static timing analysis, signal integrity, power analysis and optimization, and logic to layout comparison. Each of these functions require a slightly different representation of the circuit, resulting in the need for multiple layout extractions. In addition, there may be a postprocessing step of converting the device-level circuit into a purely digital circuit, but this is not considered part of the extraction process. The detailed functionality of an extraction process will depend on its system environment. The simplest form of extracted circuit may be in the form of a netlist, which is formatted for a particular simulator or analysis program. A more complex extraction may involve writin ... [...More Info...] [...Related Items...] OR: [Wikipedia] [Google] [Baidu] |
Static Timing Analysis
Static timing analysis (STA) is a simulation method of computing the expected timing of a synchronous digital circuit without requiring a simulation of the full circuit. High-performance integrated circuits have traditionally been characterized by the clock frequency at which they operate. Measuring the ability of a circuit to operate at the specified speed requires an ability to measure, during the design process, its delay at numerous steps. Moreover, delay calculation must be incorporated into the inner loop of timing optimizers at various phases of design, such as logic synthesis, layout ( placement and routing), and in in-place optimizations performed late in the design cycle. While such timing measurements can theoretically be performed using a rigorous circuit simulation, such an approach is liable to be too slow to be practical. Static timing analysis plays a vital role in facilitating the fast and reasonably accurate measurement of circuit timing. The speedup come ... [...More Info...] [...Related Items...] OR: [Wikipedia] [Google] [Baidu] |
Photomask
A photomask (also simply called a mask) is an opaque plate with transparent areas that allow light to shine through in a defined pattern. Photomasks are commonly used in photolithography for the production of integrated circuits (ICs or "chips") to produce a pattern on a thin wafer of material (usually silicon). In semiconductor manufacturing, a mask is sometimes called a reticle. In photolithography, several masks are used in turn, each one reproducing a layer of the completed design, and together known as a mask set. A curvilinear photomask has patterns with curves, which is a departure from conventional photomasks which only have patterns that are completely vertical or horizontal, known as manhattan geometry. These photomasks require special equipment to manufacture. History For IC production in the 1960s and early 1970s, an opaque rubylith film laminated onto a transparent mylar sheet was used. The design of one layer was cut into the rubylith, initially by hand on an i ... [...More Info...] [...Related Items...] OR: [Wikipedia] [Google] [Baidu] |
Semiconductor Fabrication
Semiconductor device fabrication is the process used to manufacture semiconductor devices, typically integrated circuits (ICs) such as microprocessors, microcontrollers, and memories (such as RAM and flash memory). It is a multiple-step photolithographic and physico-chemical process (with steps such as thermal oxidation, thin-film deposition, ion-implantation, etching) during which electronic circuits are gradually created on a wafer, typically made of pure single-crystal semiconducting material. Silicon is almost always used, but various compound semiconductors are used for specialized applications. This article focuses on the manufacture of integrated circuits, however steps such as etching and photolithography can be used to manufacture other devices such as LCD and OLED displays. The fabrication process is performed in highly specialized semiconductor fabrication plants, also called foundries or "fabs", with the central part being the " clean room". In more advanced semi ... [...More Info...] [...Related Items...] OR: [Wikipedia] [Google] [Baidu] |
Formal Equivalence Checking
Formal equivalence checking process is a part of electronic design automation (EDA), commonly used during the development of digital integrated circuits, to formally prove that two representations of a circuit design exhibit exactly the same behavior. Equivalence checking and levels of abstraction In general, there is a wide range of possible definitions of functional equivalence covering comparisons between different levels of abstraction and varying granularity of timing details. *The most common approach is to consider the problem of machine equivalence which defines two synchronous design specifications functionally equivalent if, clock by clock, they produce ''exactly'' the same sequence of output signals for ''any'' valid sequence of input signals. *Microprocessor designers use equivalence checking to compare the functions specified for the instruction set architecture (ISA) with a register transfer level (RTL) implementation, ensuring that any program executed on bot ... [...More Info...] [...Related Items...] OR: [Wikipedia] [Google] [Baidu] |
Time-to-market
In commerce, time to market (TTM) is the length of time it takes from a product being conceived until its being available for sale. The reason that time to market is so important is that being late erodes the addressable market into which producers have to sell their product. A common assumption is that TTM matters most for first-of-a-kind products, but actually a late product launch in any industry can negatively impact revenues—from reducing the window of opportunity to generate revenues to causing the product to become obsolete faster. Measuring TTM There are no standards for measuring TTM, and measured values can vary greatly. First, there is great variation in how different organizations define the start of the period. For example, in the automotive industry the development period starts when the product concept is approved. Other organizations realize that little will happen until the project is staffed, which can take a long time after approval if developers are tied u ... [...More Info...] [...Related Items...] OR: [Wikipedia] [Google] [Baidu] |
Semiconductor Industry
The semiconductor industry is the aggregate of companies engaged in the design and fabrication of semiconductors and semiconductor devices, such as transistors and integrated circuits. Its roots can be traced to the invention of the transistor by Shockley, Brattain, and Bardeen at Bell Labs in 1948. Bell Labs licensed the technology for $25,000, and soon many companies, including Motorola (1952), Schockley Semiconductor (1955), Sylvania, Centralab, Fairchild Semiconductor and Texas Instruments were making transistors. In 1958 Jack Kilby of Texas Instruments and Robert Noyce of Fairchild independently invented the Integrated Circuit, a method of producing multiple transistors on a single "chip" of Semiconductor material. This kicked off a number of rapid advances in fabrication technology leading to the exponential growth in semiconductor device production, known as Moore's law that has persisted over the past six or so decades. The industry's annual semiconductor sale ... [...More Info...] [...Related Items...] OR: [Wikipedia] [Google] [Baidu] |
Electronic Design Automation
Electronic design automation (EDA), also referred to as electronic computer-aided design (ECAD), is a category of software tools for designing Electronics, electronic systems such as integrated circuits and printed circuit boards. The tools work together in a Design flow (EDA), design flow that chip designers use to design and analyze entire semiconductor chips. Since a modern semiconductor chip can have billions of components, EDA tools are essential for their design; this article in particular describes EDA specifically with respect to integrated circuits (ICs). History Early days The earliest electronic design automation is attributed to IBM with the documentation of its IBM 700/7000 series, 700 series computers in the 1950s. Prior to the development of EDA, integrated circuits were designed by hand and manually laid out. Some advanced shops used geometric software to generate tapes for a Gerber format, Gerber photoplotter, responsible for generating a monochromatic ex ... [...More Info...] [...Related Items...] OR: [Wikipedia] [Google] [Baidu] |
