|
Libre-SOC
Libre-SOC was a project by Luke Leighton and other contributors to build a libre soft processor core, announced at the OpenPOWER Summit NA 2020. It adhered to the Power ISA 3.0 instruction set and could be run on field-programmable gate array boards, currently booting MicroPython and other bare-metal applications. The purpose of Libre-SOC was to be a system on a chip (SoC) with 3D and video capability built-in as part of the Power ISA, suitable for single-board computers, netbooks, IoT devices and other small form factors, while retaining a completely free and open design. On June 23, 2024 Luke Leighton described the project a"effectively terminated" History Libre-SOC began its life when Luke Leighton wanted there to be a completely free and libre system on a chip offering. He initially opted for a RISC-V base, but later switched to OpenPOWER when that seemed like a better fit for the project. It is the second processor written from scratch using the OpenPOWER ISA 3.0, ... [...More Info...] [...Related Items...] OR: [Wikipedia] [Google] [Baidu] |
NLnet
The NLnet Foundation supports organizations and people that contribute to an open information society. It was influential in spreading the Internet throughout Europe in the 1980s. In 1997, the foundation sold off its commercial networking operations to UUNET (now part of Verizon Communications, Verizon), resulting in an endowment with which it makes grants. NLnet is known for sponsoring open source software and standards work as well as auxiliary activities. Some of the projects that NLnet supports or has supported are DNSSEC,https://nlnet.nl/dnssec/ DNSSEC FundInternet JournaDNSSEC Fund Announced/ref> the ODF plugfest,ODF Plugfest websiteODF Plugfest website/ref> the GNU General Public License, GPL V3 license drafting process,Free Software FoundatioGPL Version 3 Development and Publicity Project/ref> Tor (anonymity network), Tor anonymity network,TOR Project blogThe NLnet Foundation funds two projects/ref> the Parrot virtual machine, Namecoin,Namecoin blogNamecoin Receives Fundi ... [...More Info...] [...Related Items...] OR: [Wikipedia] [Google] [Baidu] |
Power ISA
Power ISA is a reduced instruction set computer (RISC) instruction set architecture (ISA) currently developed by the OpenPOWER Foundation, led by IBM. It was originally developed by IBM and the now-defunct Power.org industry group. Power ISA is an evolution of the PowerPC ISA, created by the mergers of the core PowerPC ISA and the optional Book E for embedded applications. The merger of these two components in 2006 was led by Power.org founders IBM and Freescale Semiconductor. Prior to version 3.0, the ISA is divided into several categories. Processors implement a set of these categories as required for their task. Different classes of processors are required to implement certain categories, for example a server-class processor includes the categories: ''Base'', ''Server'', ''Floating-Point'', ''64-Bit'', etc. All processors implement the Base category. Power ISA is a RISC load/store architecture. It has multiple sets of registers: * ''32'' × 32-bit or 64-bit general- ... [...More Info...] [...Related Items...] OR: [Wikipedia] [Google] [Baidu] |
Vector Processor
In computing, a vector processor or array processor is a central processing unit (CPU) that implements an instruction set where its instructions are designed to operate efficiently and effectively on large one-dimensional arrays of data called ''vectors''. This is in contrast to scalar processors, whose instructions operate on single data items only, and in contrast to some of those same scalar processors having additional single instruction, multiple data (SIMD) or SIMD within a register (SWAR) Arithmetic Units. Vector processors can greatly improve performance on certain workloads, notably numerical simulation, compression and similar tasks. Vector processing techniques also operate in video-game console hardware and in graphics accelerators. Vector machines appeared in the early 1970s and dominated supercomputer design through the 1970s into the 1990s, notably the various Cray platforms. The rapid fall in the price-to-performance ratio of conventional microprocessor de ... [...More Info...] [...Related Items...] OR: [Wikipedia] [Google] [Baidu] |
RISC-V
RISC-V (pronounced "risk-five") is an open standard instruction set architecture (ISA) based on established reduced instruction set computer (RISC) principles. The project commenced in 2010 at the University of California, Berkeley. It transferred to the RISC-V Foundation in 2015, and from there to RISC-V International, a Swiss non-profit entity, in November 2019. Similar to several other RISC ISAs, e.g. Amber (processor), Amber (ARMv2)(2001), SuperH#J_Core, J-Core(2015), OpenRISC(2000), or OpenSPARC(2005), RISC-V is offered under royalty-free open-source licenses. The documents defining the RISC-V instruction set architecture (ISA) are offered under a Creative Commons license or a BSD licenses, BSD License. Mainline support for RISC-V was added to the Linux 5.17 kernel in 2022, along with its toolchain. In July 2023, RISC-V, in its 64-bit computing, 64-bit variant called riscv64, was included as an official architecture of Linux distribution Debian, in its Debian version histor ... [...More Info...] [...Related Items...] OR: [Wikipedia] [Google] [Baidu] |
Semiconductor Device Fabrication
Semiconductor device fabrication is the process used to manufacture semiconductor devices, typically integrated circuits (ICs) such as microprocessors, microcontrollers, and memories (such as Random-access memory, RAM and flash memory). It is a multiple-step Photolithography, photolithographic and physico-chemical process (with steps such as thermal oxidation, thin-film deposition, ion-implantation, etching) during which electronic circuits are gradually created on a wafer (electronics), wafer, typically made of pure single-crystal semiconducting material. Silicon is almost always used, but various compound semiconductors are used for specialized applications. This article focuses on the manufacture of integrated circuits, however steps such as etching and photolithography can be used to manufacture other devices such as LCD and OLED displays. The fabrication process is performed in highly specialized semiconductor fabrication plants, also called foundries or "fabs", with the cen ... [...More Info...] [...Related Items...] OR: [Wikipedia] [Google] [Baidu] |
180 Nm Process
The 180 nm process is a MOSFET (CMOS) semiconductor process technology that was commercialized around the 1998–2000 timeframe by leading semiconductor companies, starting with TSMC and Fujitsu, then followed by Sony, Toshiba, Intel, AMD, Texas Instruments and IBM. History The origin of the 180 nm value is historical, as it reflects a trend of 70% scaling every 2–3 years. The naming is formally determined by the International Technology Roadmap for Semiconductors (ITRS). Some of the first CPUs manufactured with this process include Intel Coppermine family of Pentium III processors. This was the first technology using a gate length shorter than that of light used for contemporary lithography, which had a wavelength of 193 nm. Some more recent microprocessors and microcontrollers (e.g. PIC) are using this technology because it is typically low cost and does not require upgrading of existing equipment. In 2022, Google sponsored open-source hardware projects usin ... [...More Info...] [...Related Items...] OR: [Wikipedia] [Google] [Baidu] |
IMEC
Interuniversity Microelectronics Centre (IMEC; officially stylised as imec) is an international Research and development, research & development organization, active in the fields of nanoelectronics and Digital electronics, digital technologies with headquarters in Belgium. Luc Van den hove has served as president and CEO since 2009. IMEC has more than 5,500 employees and researchers for advanced semiconductor R&D activities, also including system scaling, silicon photonics, artificial intelligence, beyond 5G communications and sensing technologies. In 2022, IMEC's revenue (P&L) totaled 846 million euro. Overview IMEC employs more than 5,500 researchers from more than 90 countries; it has numerous facilities dedicated to research and development around the world, including 12,000 square meters of cleanroom capacity for semiconductor processing. The IMEC headquarters are located in Leuven. History In 1982, the Flemish Government set up a program to strengthen the microelectro ... [...More Info...] [...Related Items...] OR: [Wikipedia] [Google] [Baidu] |
64-bit
In computer architecture, 64-bit integers, memory addresses, or other data units are those that are 64 bits wide. Also, 64-bit central processing units (CPU) and arithmetic logic units (ALU) are those that are based on processor registers, address buses, or data buses of that size. A computer that uses such a processor is a 64-bit computer. From the software perspective, 64-bit computing means the use of machine code with 64-bit virtual memory addresses. However, not all 64-bit instruction sets support full 64-bit virtual memory addresses; x86-64 and AArch64, for example, support only 48 bits of virtual address, with the remaining 16 bits of the virtual address required to be all zeros (000...) or all ones (111...), and several 64-bit instruction sets support fewer than 64 bits of physical memory address. The term ''64-bit'' also describes a generation of computers in which 64-bit processors are the norm. 64 bits is a word size that defines certain classes of computer archi ... [...More Info...] [...Related Items...] OR: [Wikipedia] [Google] [Baidu] |
The Register
''The Register'' (often also called El Reg) is a British Technology journalism, technology news website co-founded in 1994 by Mike Magee (journalist), Mike Magee and John Lettice. The online newspaper's Nameplate_(publishing), masthead Logo, sublogo is "''Biting the hand that feeds IT''." The publication's primary focus is information technology news and opinions. Situation Publishing Ltd is the site's publisher. Drew Cullen is an owner and Linus Birtles is the managing director. Andrew Orlowski was the executive editor before leaving the website in May 2019. History ''The Register'' was founded in London as an email newsletter called ''Chip Connection''. In 1998 ''The Register'' became a daily online news source. Magee left in 2001 to start competing publications ''The Inquirer'', and later the ''IT Examiner'' and ''TechEye''. In 2002, ''The Register'' expanded to have a presence in London and San Francisco, creating ''The Register USA'' at theregus.com through a joint ventu ... [...More Info...] [...Related Items...] OR: [Wikipedia] [Google] [Baidu] |
Endianness
file:Gullivers_travels.jpg, ''Gulliver's Travels'' by Jonathan Swift, the novel from which the term was coined In computing, endianness is the order in which bytes within a word (data type), word of digital data are transmitted over a data communication medium or Memory_address, addressed (by rising addresses) in computer memory, counting only byte Bit_numbering#Bit significance and indexing, significance compared to earliness. Endianness is primarily expressed as big-endian (BE) or little-endian (LE), terms introduced by Danny Cohen (computer scientist), Danny Cohen into computer science for data ordering in an Internet Experiment Note published in 1980. Also published at The adjective ''endian'' has its origin in the writings of 18th century Anglo-Irish writer Jonathan Swift. In the 1726 novel ''Gulliver's Travels'', he portrays the conflict between sects of Lilliputians divided into those breaking the shell of a boiled egg from the big end or from the little end. By analogy, ... [...More Info...] [...Related Items...] OR: [Wikipedia] [Google] [Baidu] |
Scalar Processor
Scalar processors are a class of computer processors that process only one data item at a time. Typical data items include integers and floating point numbers. Classification A scalar processor is classified as a single instruction, single data (SISD) processor in Flynn's taxonomy. The Intel 486 is an example of a scalar processor. It is to be contrasted with a vector processor where a single instruction operates simultaneously on multiple data items (and thus is referred to as a single instruction, multiple data (SIMD) processor). The difference is analogous to the difference between scalar and vector arithmetic. The term ''scalar'' in computing dates to the 1970 and 1980s when vector processors were first introduced. It was originally used to distinguish the older designs from the new vector processors. Superscalar processor A superscalar processor (such as the Intel P5) may execute more than one instruction during a clock cycle by simultaneously dispatching multiple in ... [...More Info...] [...Related Items...] OR: [Wikipedia] [Google] [Baidu] |
