|
IBM 2365 Processor Storage
The IBM 2365 Processor Storage is a magnetic-core memory storage unit that is a component of the IBM System/360 models 65, 67, 75 and 85 computers, which were released between 1965 and 1968. Storage is implemented using magnetic cores with a storage width of 72 bits, which comprise 64 data bits (8 bytes, or one doubleword) plus 8 parity bits. The IBM 2365 model 1 contains 131,072 (128 K) bytes of memory; all other models contain 262,144 (256 K) bytes. The model 2 could be converted in the field to a model 13. All models other than the model 1 consist of two memory stacks. Addressing for the stacks is interleaved, so the first 64-bit word is in one stack, the second in the other stack, and so forth. This improves performance when doing sequential access. All models other than the model 5 have a cycle time of 750 nanoseconds. Models The various models are used as follows: * Model 1 is used on the System/360 model 65 when not used as a multiprocessor. * Model ... [...More Info...] [...Related Items...] OR: [Wikipedia] [Google] [Baidu] |
Magnetic-core Memory
Magnetic-core memory was the predominant form of random-access computer memory for 20 years between about 1955 and 1975. Such memory is often just called core memory, or, informally, core. Core memory uses toroids (rings) of a hard magnetic material (usually a semi-hard ferrite) as transformer cores, where each wire threaded through the core serves as a transformer winding. Two or more wires pass through each core. Magnetic hysteresis allows each of the cores to "remember", or store a state. Each core stores one bit of information. A core can be magnetized in either the clockwise or counter-clockwise direction. The value of the bit stored in a core is zero or one according to the direction of that core's magnetization. Electric current pulses in some of the wires through a core allow the direction of the magnetization in that core to be set in either direction, thus storing a one or a zero. Another wire through each core, the sense wire, is used to detect whether the cor ... [...More Info...] [...Related Items...] OR: [Wikipedia] [Google] [Baidu] |
IBM System/360
The IBM System/360 (S/360) is a family of mainframe computer systems that was announced by IBM on April 7, 1964, and delivered between 1965 and 1978. It was the first family of computers designed to cover both commercial and scientific applications and to cover a complete range of applications from small to large. The design distinguished between architecture and implementation, allowing IBM to release a suite of compatible designs at different prices. All but the only partially compatible Model 44 and the most expensive systems use microcode to implement the instruction set, which features 8-bit byte addressing and binary, decimal, and hexadecimal floating-point calculations. The System/360 family introduced IBM's Solid Logic Technology (SLT), which packed more transistors onto a circuit card, allowing more powerful but smaller computers to be built. The slowest System/360 model announced in 1964, the Model 30, could perform up to 34,500 instructions per second, with mem ... [...More Info...] [...Related Items...] OR: [Wikipedia] [Google] [Baidu] |
IBM System/360 Model 65
The IBM System/360 Model 65 is a member of the IBM System/360 family of computers. It was announced April 1965, and replaced two models, the Model 60 and Model 62, announced one year prior but never shipped. It was discontinued in March 1974. Models There are six submodels of the S/360-65. They vary by the amount of core memory with which the system is offered. The G65, H65, I65, IH65 and J65 submodels are configured with 128K, 256K, 512K, 768K or 1M of core memory, respectively. By 1974 the smallest ''G'' submodel had been discontinued. The MP (multiprocessor) model was added supporting from 512K to 2MB of system memory. The system can also attach IBM 2361 Large Capacity Storage (LCS) modules which provide up to 8MB of additional storage, however with a considerably slower memory cycle time of 8 microseconds compared to the 750 nanoseconds of processor storage. Relative performance The performance of the Model 65 is more than triple that of a S/360-50, whereas the Model 75, ... [...More Info...] [...Related Items...] OR: [Wikipedia] [Google] [Baidu] |
IBM System/360 Model 67
IBM mainframes are large computer systems produced by IBM since 1952. During the 1960s and 1970s, IBM dominated the large computer market. Current mainframe computers in IBM's line of business computers are developments of the basic design of the IBM System/360. First and second generation From 1952 into the late 1960s, IBM manufactured and marketed several large computer models, known as the IBM 700/7000 series. The first-generation 700s were based on vacuum tubes, while the later, second-generation 7000s used transistors. These machines established IBM's dominance in electronic data processing ("EDP"). IBM had two model categories: one (701, 704, 709, 7030, 7090, 7094, 7040, 7044) for engineering and scientific use, and one (702, 705, 705-II, 705-III, 7080, 7070, 7072, 7074, 7010) for commercial or data processing use. The two categories, scientific and commercial, generally used common peripherals but had completely different instruction sets, and there were incompatibilit ... [...More Info...] [...Related Items...] OR: [Wikipedia] [Google] [Baidu] |
IBM System/360 Model 75
The IBM System/360 Model 75 is a discontinued high end/high performance system that was introduced on April 22, 1965. Although it played many roles in IBM's IBM System/360, System/360 lineup, it accounted for a small fraction of a percent of the 360 systems sold.An Automatic Data Processing, ADP Newsletter cited on page 56 in says (re S/360) "75-91 .. 0.1%" Five Model 75 computers housed at NASA's Real Time Computer Complex were used during the Apollo program. Models Three models, the H75, I75, and J75, were respectively configured with one, two, or four IBM 2365 Model 3 Processor Storage units, each of which provided 262,144 (256K) bytes of Magnetic-core memory, core memory, so that the H75 had 262,144 (256K) bytes of core, the I75 had 524,288 (512K), and the J75 1,048,576 (1 MB). Performance The high performance of the Model 75 was attributed to half a dozen advanced features, including Parallel arithmetic, Overlapped memory fetch, and Parallel addition for address calcula ... [...More Info...] [...Related Items...] OR: [Wikipedia] [Google] [Baidu] |
IBM System/360 Model 85
The IBM System/360 Model 85 is a high-end member of the System/360 family of computers, with many advanced features, and was announced in January 1968 and first shipped in December 1969. IBM built only about 30 360/85 systems because of "a recession in progress". Models The four models of the 360/85 are: I85 (512K), J85 (1M), K85 (2M) and L85 (4M), configured with two IBM 2365 Processor Storage units, four 2365 units, an IBM 2385 Processor Storage unit Model 1 (=2M), or an IBM 2385 Processor Storage unit Model 2 (=4M) respectively. The I85 includes two-way interleaved memory while the others provide four-way interleaving of memory access. Advanced/special features * The system console is L-shaped: one leg is the Main Control Panel, including a CRT, and the other leg includes 2 screens: "Microfiche Document Viewer" and "Indicator Viewer." * Memory Cache - depending on the model and the situation, "the effective system storage cycle becomes one-third to one-fourth of the actu ... [...More Info...] [...Related Items...] OR: [Wikipedia] [Google] [Baidu] |
Bytes
The byte is a unit of digital information that most commonly consists of eight bits. Historically, the byte was the number of bits used to encode a single character of text in a computer and for this reason it is the smallest addressable unit of memory in many computer architectures. To disambiguate arbitrarily sized bytes from the common 8-bit definition, network protocol documents such as The Internet Protocol () refer to an 8-bit byte as an octet. Those bits in an octet are usually counted with numbering from 0 to 7 or 7 to 0 depending on the bit endianness. The first bit is number 0, making the eighth bit number 7. The size of the byte has historically been hardware-dependent and no definitive standards existed that mandated the size. Sizes from 1 to 48 bits have been used. The six-bit character code was an often-used implementation in early encoding systems, and computers using six-bit and nine-bit bytes were common in the 1960s. These systems often had memory words ... [...More Info...] [...Related Items...] OR: [Wikipedia] [Google] [Baidu] |
Interleaved Memory
In computing, interleaved memory is a design which compensates for the relatively slow speed of dynamic random-access memory (DRAM) or core memory, by spreading memory addresses evenly across memory banks. That way, contiguous memory reads and writes use each memory bank in turn, resulting in higher memory throughput due to reduced waiting for memory banks to become ready for the operations. It is different from multi-channel memory architectures, primarily as interleaved memory does not add more channels between the main memory and the memory controller. However, channel interleaving is also possible, for example in freescale i.MX6 processors, which allow interleaving to be done between two channels. Overview With interleaved memory, memory addresses are allocated to each memory bank in turn. For example, in an interleaved system with two memory banks (assuming word-addressable memory), if logical address 32 belongs to bank 0, then logical address 33 would belong to ban ... [...More Info...] [...Related Items...] OR: [Wikipedia] [Google] [Baidu] |
Nanoseconds
A nanosecond (ns) is a unit of time in the International System of Units (SI) equal to one billionth of a second, that is, of a second, or 10 seconds. The term combines the SI prefix ''nano-'' indicating a 1 billionth submultiple of an SI unit (e.g. nanogram, nanometre, etc.) and ''second'', the primary unit of time in the SI. A nanosecond is equal to 1000 picoseconds or microsecond. Time units ranging between 10 and 10 seconds are typically expressed as tens or hundreds of nanoseconds. Time units of this granularity are commonly found in telecommunications, pulsed lasers, and related aspects of electronics. Common measurements * 0.001 nanoseconds – one picosecond * 0.5 nanoseconds – the half-life of beryllium-13. * 0.96 nanoseconds – 100 Gigabit Ethernet Interpacket gap * 1.0 nanosecond – cycle time of an electromagnetic wave with a frequency of 1 GHz (1 hertz). * 1.0 nanosecond – electromagnetic wavelength of 1 light-nanosecond. E ... [...More Info...] [...Related Items...] OR: [Wikipedia] [Google] [Baidu] |
128-bit
While there are currently no mainstream general-purpose processors built to operate on 128-bit ''integers'' or addresses, a number of processors do have specialized ways to operate on 128-bit chunks of data. Representation 128-bit processors could be used for addressing directly up to 2128 (over ) bytes, which would greatly exceed the total data captured, created, or replicated on Earth as of 2018, which has been estimated to be around 33 zettabytes (over 274 bytes). A 128-bit register can store 2128 (over 3.40 × 1038) different values. The range of integer values that can be stored in 128 bits depends on the integer representation used. With the two most common representations, the range is 0 through 340,282,366,920,938,463,463,374,607,431,768,211,455 (2128 − 1) for representation as an (unsigned) binary number, and −170,141,183,460,469,231,731,687,303,715,884,105,728 (−2127) through 170,141,183,460,469,231,731,687,303,715,884,105,727 (2127 − 1) for represe ... [...More Info...] [...Related Items...] OR: [Wikipedia] [Google] [Baidu] |
64-bit Computing
In computer architecture, 64-bit integers, memory addresses, or other data units are those that are 64 bits wide. Also, 64-bit CPUs and ALUs are those that are based on processor registers, address buses, or data buses of that size. A computer that uses such a processor is a 64-bit computer. From the software perspective, 64-bit computing means the use of machine code with 64-bit virtual memory addresses. However, not all 64-bit instruction sets support full 64-bit virtual memory addresses; x86-64 and ARMv8, for example, support only 48 bits of virtual address, with the remaining 16 bits of the virtual address required to be all 0's or all 1's, and several 64-bit instruction sets support fewer than 64 bits of physical memory address. The term ''64-bit'' also describes a generation of computers in which 64-bit processors are the norm. 64 bits is a word size that defines certain classes of computer architecture, buses, memory, and CPUs and, by extension, the software th ... [...More Info...] [...Related Items...] OR: [Wikipedia] [Google] [Baidu] |
Interleaved Memory
In computing, interleaved memory is a design which compensates for the relatively slow speed of dynamic random-access memory (DRAM) or core memory, by spreading memory addresses evenly across memory banks. That way, contiguous memory reads and writes use each memory bank in turn, resulting in higher memory throughput due to reduced waiting for memory banks to become ready for the operations. It is different from multi-channel memory architectures, primarily as interleaved memory does not add more channels between the main memory and the memory controller. However, channel interleaving is also possible, for example in freescale i.MX6 processors, which allow interleaving to be done between two channels. Overview With interleaved memory, memory addresses are allocated to each memory bank in turn. For example, in an interleaved system with two memory banks (assuming word-addressable memory), if logical address 32 belongs to bank 0, then logical address 33 would belong to ban ... [...More Info...] [...Related Items...] OR: [Wikipedia] [Google] [Baidu] |
