Process–architecture–optimization is a development model for
central processing units (CPUs) that
Intel adopted in 2016. Under this three-phase (three-year) model, every
microprocessor die shrink is followed by a
microarchitecture
In computer engineering, microarchitecture, also called computer organization and sometimes abbreviated as µarch or uarch, is the way a given instruction set architecture (ISA) is implemented in a particular processor. A given ISA may be impl ...
change and then by one or more optimizations. It replaced the two-phase (two-year)
tick–tock model that Intel adopted in 2006. The tick–tock model was no longer economically sustainable, according to Intel, because production of ever smaller dies becomes ever more costly.
[Tick Tock On The Rocks: Intel Delays 10nm, Adds 3rd Gen 14nm Core Product "Kaby Lake"](_blank)
AnandTech. 16 July 2015.
Roadmap
See also
*
List of Intel CPU microarchitectures
Notes
References
Intel x86 microprocessors
Technology strategy
{{Comp-hardware-stub