Rockchip RK3288-C
Rockchip (Fuzhou Rockchip Electronics Co., Ltd.) is a Chinese fabless semiconductor company based in Fuzhou, Fujian province. Rockchip has been providing SoC products for tablets & PCs, streaming media TV boxes, AI audio & vision, IoT hardware since founded in 2001. It has offices in Shanghai, Beijing, Shenzhen, Hangzhou and Hong Kong. It designs system on a chip (SoC) products, using the ARM architecture licensed from ARM Holdings for the majority of its projects. Rockchip was one of the top 50 fabless C suppliers in 2018. The company established cooperation with Google, Microsoft and Intel. On 27 May 2014, Intel announced an agreement with Rockchip to adopt the Intel architecture for entry-level tablets. Rockchip is a supplier of SoCs to Chinese white-box tablet manufacturers as well as supplying OEMs such as Asus, HP, Samsung and Toshiba. Products Featured Products RK3399 is the flagship SoC of Rockchip, Dual Cortex-A72 and Quad Cortex-A53 and Mali-T860MP4 GPU, prov ... [...More Info...]       [...Related Items...]     OR:     [Wikipedia]   [Google]   [Baidu]   |
|
Privately Held Company
A privately held company (or simply a private company) is a company whose shares and related rights or obligations are not offered for public subscription or publicly negotiated in the respective listed markets, but rather the company's stock is offered, owned, traded, exchanged privately, or Over-the-counter (finance), over-the-counter. In the case of a closed corporation, there are a relatively small number of shareholders or company members. Related terms are closely-held corporation, unquoted company, and unlisted company. Though less visible than their public company, publicly traded counterparts, private companies have major importance in the world's economy. In 2008, the 441 list of largest private non-governmental companies by revenue, largest private companies in the United States accounted for ($1.8 trillion) in revenues and employed 6.2 million people, according to ''Forbes''. In 2005, using a substantially smaller pool size (22.7%) for comparison, the 339 companies on ... [...More Info...]       [...Related Items...]     OR:     [Wikipedia]   [Google]   [Baidu]   |
|
ARM Cortex-A72
The ARM Cortex-A72 is a central processing unit implementing the ARMv8-A 64-bit instruction set designed by ARM Holdings' Austin design centre. The Cortex-A72 is a 3-way decode out-of-order superscalar pipeline. It is available as SIP core to licensees, and its design makes it suitable for integration with other SIP cores (e.g. GPU, display controller, DSP, image processor, etc.) into one die constituting a system on a chip (SoC). The Cortex-A72 was announced in 2015 to serve as the successor of the Cortex-A57, and was designed to use 20% less power or offer 90% greater performance. Overview * Pipelined processor with deeply out-of-order, speculative issue 3-way superscalar execution pipeline * DSP and NEON SIMD extensions are mandatory per core * VFPv4 Floating Point Unit onboard (per core) * Hardware virtualization support * Thumb-2 instruction set encoding reduces the size of 32-bit programs with little impact on performance. * TrustZone security extensions * Program Trace ... [...More Info...]       [...Related Items...]     OR:     [Wikipedia]   [Google]   [Baidu]   |
|
A4 Processor
The Apple A4 is a 32-bit package on package (PoP) system on a chip (SoC) designed by Apple Inc. and manufactured by Samsung. It was the first SoC Apple designed in-house. The first product to feature the A4 was the first-generation iPad, followed by the iPhone 4, fourth-generation iPod Touch, and second-generation Apple TV. The last operating system update Apple provided for a mobile device containing an A4 (iPhone 4) was iOS 7.1.2, which was released on June 30, 2014 as it was discontinued with the release of iOS 8 in September 2014. The last operating system update Apple provided for an Apple TV containing an A4 ( second-generation Apple TV) was Apple TV Software 6.2.1, which was released on September 17, 2014. Design Apple engineers designed the A4 chip with an emphasis on being "extremely powerful yet extremely power efficient." The A4 features a single-core ARM Cortex-A8 central processing unit (CPU) manufactured on Samsung's 45 nm fabrication process using performan ... [...More Info...]       [...Related Items...]     OR:     [Wikipedia]   [Google]   [Baidu]   |
|
Million Instructions Per Second
Instructions per second (IPS) is a measure of a computer's processor speed. For complex instruction set computers (CISCs), different instructions take different amounts of time, so the value measured depends on the instruction mix; even for comparing processors in the same family the IPS measurement can be problematic. Many reported IPS values have represented "peak" execution rates on artificial instruction sequences with few branches and no cache contention, whereas realistic workloads typically lead to significantly lower IPS values. Memory hierarchy also greatly affects processor performance, an issue barely considered in IPS calculations. Because of these problems, synthetic benchmarks such as Dhrystone are now generally used to estimate computer performance in commonly used applications, and raw IPS has fallen into disuse. The term is commonly used in association with a metric prefix (k, M, G, T, P, or E) to form kilo instructions per second (kIPS), million instructions p ... [...More Info...]       [...Related Items...]     OR:     [Wikipedia]   [Google]   [Baidu]   |
|
Digital Signal Processor
A digital signal processor (DSP) is a specialized microprocessor chip, with its architecture optimized for the operational needs of digital signal processing. DSPs are fabricated on MOS integrated circuit chips. They are widely used in audio signal processing, telecommunications, digital image processing, radar, sonar and speech recognition systems, and in common consumer electronic devices such as mobile phones, disk drives and high-definition television (HDTV) products. The goal of a DSP is usually to measure, filter or compress continuous real-world analog signals. Most general-purpose microprocessors can also execute digital signal processing algorithms successfully, but may not be able to keep up with such processing continuously in real-time. Also, dedicated DSPs usually have better power efficiency, thus they are more suitable in portable devices such as mobile phones because of power consumption constraints. DSPs often use special memory architectures that are able t ... [...More Info...]       [...Related Items...]     OR:     [Wikipedia]   [Google]   [Baidu]   |
|
Mobile Digital Media Player
A portable media player (PMP) (also including the related digital audio player (DAP)) is a portable consumer electronics device capable of storing and playing digital media such as audio, images, and video files. The data is typically stored on a compact disc (CD), Digital Video Disc (DVD), Blu-ray Disc (BD), flash memory, microdrive, or hard drive; most earlier PMPs used physical media, but modern players mostly use flash memory. In contrast, analogue portable audio players play music from non-digital media that use analogue media, such as cassette tapes or vinyl records. Digital audio players (DAP) were often marketed as MP3 players even if they also supported other file formats and media types. The PMP term was introduced later for devices that had additional capabilities such as video playback. Generally speaking, they are portable, employing internal or replaceable Electric battery, batteries, equipped with a 3.5 mm headphone jack which can be used for headphones or t ... [...More Info...]       [...Related Items...]     OR:     [Wikipedia]   [Google]   [Baidu]   |
|
Rockchip RK3288
The Rockchip RK3288 is an ARM architecture System on Chip (SoC) from Rockchip. It is the first SoC, in August 2014, that uses the 32-bit ARM Cortex-A17 processor. It is a quad-core processor with a NEON coprocessor and hardware acceleration for video and 3D graphics. It is used in a number of Chromebooks and other low-power, low-performance devices. Specifications * 28 nm HKMG process. * Quad-core ARM Cortex-A17, up to 1.8 GHz * Quad-core ARM Mali-T760 MP4 GPU clocked at 650 MHz supporting OpenGL ES 1.1/2.0/3.0/3.1, OpenCL 1.1, Renderscript and Direct3D 11.1 * High performance dedicated 2D processor * 1080P video encoding for H.264 and VP8, MVC * 4K H.264 and 10bits H.265 video decode, 1080P multi video decode * Supports 4Kx2K H.265 resolution * Dual-channel 64-bit DRAM controller supporting DDR3, DDR3L, LPDDR2 and LPDDR3 * Up to 3840x2160 display output, HDMI 2.0 * Support dual-channel LVDS/dual-channel MIPI-DSI/eDP1.1 * HW Security system, support HDCP 2.X * Emb ... [...More Info...]       [...Related Items...]     OR:     [Wikipedia]   [Google]   [Baidu]   |
|
S/PDIF
S/PDIF (Sony/Philips Digital Interface) is a type of digital audio interface used in consumer audio equipment to output audio over relatively short distances. The signal is transmitted over either a coaxial cable (using RCA or BNC connectors) or a fiber optic cable with TOSLINK connectors. S/PDIF interconnects components in home theaters and other digital high-fidelity systems. S/PDIF is based on the AES3 interconnect standard. S/PDIF can carry two channels of uncompressed PCM audio or compressed 5.1 surround sound (such as DTS audio codec or Dolby Digital codec); it cannot support lossless surround formats that require greater bandwidth. S/PDIF is a data link layer protocol as well as a set of physical layer specifications for carrying digital audio signals over either optical or electrical cable. The name stands for Sony/Philips Digital Interconnect Format but is also known as Sony/Philips Digital Interface. Sony and Philips were the primary designers of S/PDIF. S/PDI ... [...More Info...]       [...Related Items...]     OR:     [Wikipedia]   [Google]   [Baidu]   |
|
I²S
I²S (Inter-IC Sound, pronounced "eye-squared-ess"), is an electrical serial bus interface standard used for connecting digital audio devices together. It is used to communicate PCM audio data between integrated circuits in an electronic device. The I²S bus separates clock and serial data signals, resulting in simpler receivers than those required for asynchronous communications systems that need to recover the clock from the data stream. Alternatively I²S is spelled I2S (pronounced eye-two-ess) or IIS (pronounced eye-eye-ess). Despite the similar name, I²S is unrelated to the bidirectional I²C (IIC) bus. History This standard was introduced in 1986 by Philips Semiconductor (now NXP Semiconductors) and was first revised June 5, 1996. The standard was last revised on February 17, 2022 and updated terms ''master'' and ''slave'' to ''controller'' and ''target''. Details The I²S protocol outlines one specific type of PCM digital audio communication with defined paramete ... [...More Info...]       [...Related Items...]     OR:     [Wikipedia]   [Google]   [Baidu]   |
|
LPDDR
Low-Power Double Data Rate (LPDDR), also known as LPDDR SDRAM, is a type of synchronous dynamic random-access memory that consumes less power and is targeted for mobile computers and devices such as mobile phones. Older variants are also known as Mobile DDR, and abbreviated as mDDR. Modern LPDDR SDRAM is distinct from DDR SDRAM, with various differences that make the technology more appropriate for the mobile application. LPDDR technology standards are developed independently of DDR standards, with LPDDR4X and even LPDDR5 for example being implemented prior to DDR5 SDRAM and offering far higher data rates than DDR4 SDRAM. Bus width In contrast with standard SDRAM, used in stationary devices and laptops and usually connected over a 64-bit wide memory bus, LPDDR also permits 16- or 32-bit wide channels. The "E" versions mark enhanced versions of the specifications. They formalize overclocking the memory array up to 266 MHz for a 33% performance boost. Memory modules impleme ... [...More Info...]       [...Related Items...]     OR:     [Wikipedia]   [Google]   [Baidu]   |
|
OpenVX
OpenVX is an open, royalty-free standard for cross platform acceleration of computer vision applications. It is designed by the Khronos Group to facilitate portable, optimized and power-efficient processing of methods for vision algorithms. This is aimed for embedded and real-time programs within computer vision and related scenarios. It uses a connected graph representation of operations. Overview OpenVX specifies a higher level of abstraction for programming computer vision use cases than compute frameworks such as OpenCL. The high level makes the programming easy and the underlying execution will be efficient on different computing architectures. This is done while having a consistent and portable vision acceleration API. OpenVX is based on a connected graph of vision nodes that can execute the preferred chain of operations. It uses an opaque memory model, allowing to move image data between the host ( CPU) memory and accelerator, such as GPU memory. As a result, the OpenVX i ... [...More Info...]       [...Related Items...]     OR:     [Wikipedia]   [Google]   [Baidu]   |