Explore relationships

Delta-sigma modulator

Figure 1: Full process of a first-order synchronous ΔΣ ADC (top) and ΔΣ DAC (bottom). Each contains a ΔΣ modulation negative feedback loop (the curly bracket) that outputs a new ΔΣM result on each clock cycle, which is fed back to compute the next ΔΣM result.

Use + to expand a branch. Click a topic name to open its summary.