Key Features
*10-wide decode and dispatch width: This allows the core to process more instructions per cycle, increasing overall throughput. *Doubled instruction window size: This reduces stalls and improves the efficiency of the execution pipeline. *Increased L1 instruction cache (I$) bandwidth: The core features a 2x increase in L1 I$ bandwidth, ensuring quick instruction fetch and decode. *Enhanced branch prediction unit: Techniques such as folded-out unconditional direct branches reduce mispredicted branches, leading to fewer pipeline flushes and higher sustained IPC. *Support for ARMv9.2-A instruction set: The core supports A64 instruction set and AArch64 execution state at all exception levels. *Scalable Vector Extension (SVE) and SVE2: These extensions provide advanced SIMD and floating-point support. *Error protection: The core includes error protection on L1 instruction and data caches, L2 cache, and MMU Translation Cache (MMU TC) with parity or ECC. The Cortex-X925 is designed to be used in both homogeneous and heterogeneous DynamIQ™ clusters, providing flexibility in various system configurations. Released in 2024 as part of Arm's "total compute solution." It serves as the successor of ARM Cortex-X4. X-series CPU cores generally focus on high performance, and can be grouped with other ARM cores, such as ARM Cortex-A725 and/or ARM Cortex-A520 in a System-on-Chip (SoC).Architecture comparison
Usage
*References
{{Reflist