SystemVerilog DPI

SystemVerilog DPI (Direct Programming Interface) is an interface which can be used to interface SystemVerilog with foreign languages. These foreign languages can be C, C++, SystemC as well as others. DPIs consist of two layers: a SystemVerilog layer and a foreign language layer. Both the layers are isolated from each other. Which programming language is actually used as the foreign language is transparent and irrelevant for the System-Verilog side of this interface. Neither the SystemVerilog compiler nor the foreign language compiler is required to analyze the source code in the other’s language. Different programming languages can be used and supported with the same intact SystemVerilog layer. For now, however, SystemVerilog defines a foreign language layer only for the C programming language.

The motivation for this interface is two-fold. The methodological requirement is that the interface should allow a heterogeneous system to be built (a design or a testbench) in which some components can be written in a language (or more languages) other than SystemVerilog, hereinafter called the foreign language. On the other hand, there is also a practical need for an easy and efficient way to connect existing code, usually written in C or C++, without the knowledge and the overhead of PLI or VPI.
DPI follows the principle of a black box: the specification and the implementation of a component are clearly separated, and the actual implementation is transparent to the rest of the system. Therefore, the actual programming language of the implementation is also transparent, although this standard defines only C linkage semantics. The separation between SystemVerilog code and the foreign language is based on using functions as the natural encapsulation unit in SystemVerilog. By and large, any function can be treated as a black box and implemented either in SystemVerilog or in the foreign language in a transparent way, without changing its calls.

Explanation

Direct Programming Interface (DPI) allows direct inter language function calls between the SystemVerilog and Foreign language. The functions implemented in Foreign language can be called from SystemVerilog and such functions are called Import functions. Similarly, functions implemented in SystemVerilog can be called from Foreign language (C/C++ or System C); such functions are called Export functions. DPIs allow transfer of data between two domains through function arguments and return.

Function import and export

1) Function Import:- A function implemented in Foreign language can be used in SystemVerilog by importing it. A Foreign language function used in SystemVerilog is called Imported function.

Properties of imported function and task

# An Imported function shall complete their execution instantly and consume zero simulation time. Imported task can consume time.
# Imported function can have input, output, and inout arguments.
#* The formal input arguments shall not be modified. If such arguments are changed within a function, the changes shall not be visible outside the function.
#* Imported function shall not assume any initial values of formal output arguments. The initial value of output arguments is undetermined and implementation dependent.
#* Imported function can access the initial value of a formal inout argument. Changes that the Imported function makes to a formal inout argument shall be visible outside the function.
# An Imported function shall not free the memory allocated by SystemVerilog code nor expect SystemVerilog code to free memory allocated by Foreign code or (Foreign Compiler).
# A call to an Imported task can result in suspension of the currently executing thread. This occurs when an Imported task calls an Exported task, and the Exported task executes a delay control, event control or wait statement. Thus it is possible for an Imported task to be simultaneously active in multiple execution threads.
# An Imported function or task can be equip with special properties called pure or context.

Pure and context tasks and functions

Pure functions

A function whose results solely depends on the value of its input arguments with no side effects is called Pure function.

Properties of pure functions

# Only Non-Void functions with no output or input can be called as Pure functions.
# Functions specified as Pure shall have no side effects, their results need to depend solely on the values of their input arguments.
# A Pure function call can be safely eliminated if its result is not needed or if its results for the same value of input arguments is available for reuse without needing to recalculate.
# A Pure function is assumed not to directly or indirectly perform the following:
## Perform any file operation.
## Read or Write anything in Environment Variable, Shared memory, Sockets etc.
## Access any persistent data like Global or Static variable.
# An Imported task can never be declared Pure.

Context tasks and functions

An Imported task or function which calls "Exported" tasks or functions or accesses SystemVerilog data objects other than its actual arguments is called Context task or function.

Properties of context tasks and functions

1) A Context Imported task or function can access (read or write) any SystemVerilog data object by calling (PLI/VPI) or by calling Export task or function. Therefore, a call to Context task or function is a barrier for SystemVerilog compiler optimization.

Import declaration

import "DPI-C" function int calc_parity (input int a);

Export declaration

export "DPI-C" my_cfunction = function myfunction;

Calling Unix functions

SystemVerilog code can call Unix functions directly by importing them, with no need for a wrapper.

DPI example

Calling 'C' functions in SystemVerilog

C - code file

#include
#include

extern int add()

SystemVerilog code file

module tb_dpi;

import "DPI-C" function int add();
import "DPI-C" function int sleep(input int secs);
int j;

initial
begin
$display("Entering in SystemVerilog Initial Block");
#20
j = add();
$display("Value of J = %d", j);
$display("Sleeping for 3 seconds with Unix function");
sleep(3);
$display("Exiting from SystemVerilog Initial Block");
#5 $finish;
end

endmodule

References

*

SystemVerilog DPI Tutorial
from Project VeriPage

{{Programmable Logic

Application programming interfaces
Hardware verification languages