HOME TheInfoList.com
Providing Lists of Related Topics to Help You Find Great Stuff
[::MainTopicLength::#1500] [::ListTopicLength::#1000] [::ListLength::#15] [::ListAdRepeat::#3]

picture info

Standard Cell
In semiconductor design, standard cell methodology is a method of designing application-specific integrated circuits (ASICs) with mostly digital-logic features. Standard cell
Standard cell
methodology is an example of design abstraction, whereby a low-level very-large-scale integration (VLSI) layout is encapsulated into an abstract logic representation (such as a NAND gate). Cell-based methodology — the general class to which standard cells belong — makes it possible for one designer to focus on the high-level (logical function) aspect of digital design, while another designer focuses on the implementation (physical) aspect
[...More...]

"Standard Cell" on:
Wikipedia
Google
Yahoo

picture info

Dielectric
A dielectric (or dielectric material) is an electrical insulator that can be polarized by an applied electric field. When a dielectric is placed in an electric field, electric charges do not flow through the material as they do in an electrical conductor but only slightly shift from their average equilibrium positions causing dielectric polarization. Because of dielectric polarization, positive charges are displaced in the direction of the field and negative charges shift in the opposite direction
[...More...]

"Dielectric" on:
Wikipedia
Google
Yahoo

picture info

Register-transfer Level
In digital circuit design, register-transfer level (RTL) is a design abstraction which models a synchronous digital circuit in terms of the flow of digital signals (data) between hardware registers, and the logical operations performed on those signals. Register-transfer-level abstraction is used in hardware description languages (HDLs) like Verilog and VHDL
VHDL
to create high-level representations of a circuit, from which lower-level representations and ultimately actual wiring can be derived
[...More...]

"Register-transfer Level" on:
Wikipedia
Google
Yahoo

picture info

Synopsys
Coordinates: 37°23′32″N 122°02′50″W / 37.3921°N 122.0471°W / 37.3921; -122.0471 Synopsys, Inc., an American company, is the leading company by sales in the Electronic Design Automation
Electronic Design Automation
industry.[3] Synopsys' first and best-known product is Design Compiler, a logic-synthesis tool. Synopsys
Synopsys
offers a wide range of other products used in the design of an application-specific integrated circuit. Products include logic synthesis, behavioral synthesis, place and route, static timing analysis, formal verification, hardware description language (SystemC, SystemVerilog/Verilog, VHDL) simulators as well as transistor-level circuit simulation. The simulators include development and debugging environments which assist in the design of the logic for chips and computer systems
[...More...]

"Synopsys" on:
Wikipedia
Google
Yahoo

Verilog
Verilog, standardized as IEEE
IEEE
1364, is a hardware description language (HDL) used to model electronic systems. It is most commonly used in the design and verification of digital circuits at the register-transfer level of abstraction
[...More...]

"Verilog" on:
Wikipedia
Google
Yahoo

picture info

Very Large Scale Integration
Very-large-scale integration
Very-large-scale integration
(VLSI) is the process of creating an integrated circuit (IC) by combining hundreds of thousands of transistors or devices into a single chip. VLSI began in the 1970s when complex semiconductor and communication technologies were being developed. The microprocessor is a VLSI device. Before the introduction of VLSI technology most ICs had a limited set of functions they could perform. An electronic circuit might consist of a CPU, ROM, RAM and other glue logic
[...More...]

"Very Large Scale Integration" on:
Wikipedia
Google
Yahoo

Logic Function
In mathematics and mathematical logic, Boolean algebra is the branch of algebra in which the values of the variables are the truth values true and false, usually denoted 1 and 0 respectively
[...More...]

"Logic Function" on:
Wikipedia
Google
Yahoo

VHDL-VITAL
VHDL-VITAL or simply VITAL, VHDL
VHDL
Initiative Towards ASIC Libraries, refers to the IEEE Standard 1076.4 Timing.[1] References[edit]^ http://www.vhdl.renerta.com/mobile/source/vhd00080.htmExternal links[edit]VHDL-VITALv t eIEEE standardsCurrent488 730 754Revision854 828 829 896 1003 101
[...More...]

"VHDL-VITAL" on:
Wikipedia
Google
Yahoo

Parasitic Extraction
In electronic design automation, parasitic extraction is calculation of the parasitic effects in both the designed devices and the required wiring interconnects of an electronic circuit: parasitic capacitances, parasitic resistances and parasitic inductances, commonly called parasitic devices, parasitic components, or simply parasitics. The major purpose of parasitic extraction is to create an accurate analog model of the circuit, so that detailed simulations can emulate actual digital and analog circuit responses. Digital circuit responses are often used to populate databases for signal delay and loading calculation such as: timing analysis; power analysis; circuit simulation; and signal integrity analysis
[...More...]

"Parasitic Extraction" on:
Wikipedia
Google
Yahoo

picture info

Design Rule Checking
Design rule checking
Design rule checking
or check(s) (DRC) is the area of electronic design automation that determines whether the physical layout of a particular chip layout satisfies a series of recommended parameters called design rules. Design rule checking
Design rule checking
is a major step during physical verification signoff on the design, which also involves LVS (layout versus schematic) check, XOR checks, ERC (electrical rule check) and antenna checks. For advanced processes some fabs also insist upon the use of more restricted rules to improve yield.Contents1 Design rules 2 Software 3 Commercial software 4 Free software 5 ReferencesDesign rules[edit]The basic DRC checks - width, spacing, and enclosureDesign rules are a series of parameters provided by semiconductor manufacturers that enable the designer to verify the correctness of a mask set
[...More...]

"Design Rule Checking" on:
Wikipedia
Google
Yahoo

picture info

Foundry
A foundry is a factory that produces metal castings. Metals are cast into shapes by melting them into a liquid, pouring the metal in a mold, and removing the mold material or casting after the metal has solidified as it cools. The most common metals processed are aluminium and cast iron. However, other metals, such as bronze, brass, steel, magnesium, and zinc, are also used to produce castings in foundries. In this process, parts of desired shapes and sizes can be formed.Contents1 Process1.1 Melting1.1.1 Furnace1.2 Degassing[2] 1.3 Mold making 1.4 Pouring 1.5 Shakeout 1.6 Degating 1.7 Heat treating 1.8 Surface cleaning 1.9 Finishing2 See also 3 References 4 External linksProcess[edit]A Foundryman, pictured by Daniel A. Wehrschmidt
Daniel A

[...More...]

"Foundry" on:
Wikipedia
Google
Yahoo

picture info

Logic Synthesis
In electronics, logic synthesis is a process by which an abstract form of desired circuit behavior, typically at register transfer level (RTL), is turned into a design implementation in terms of logic gates, typically by a computer program called a synthesis tool. Common examples of this process include synthesis of HDLs, including VHDL
VHDL
and Verilog.[1] Some synthesis tools generate bitstreams for programmable logic devices such as PALs or FPGAs, while others target the creation of ASICs
[...More...]

"Logic Synthesis" on:
Wikipedia
Google
Yahoo

High-level Synthesis
High-level synthesis (HLS), sometimes referred to as C synthesis, electronic system-level (ESL) synthesis, algorithmic synthesis, or behavioral synthesis, is an automated design process that interprets an algorithmic description of a desired behavior and creates digital hardware that implements that behavior.[1] Synthesis begins with a high-level specification of the problem, where behavior is generally decoupled from e.g. clock-level timing. Early HLS explored a variety of input specification languages.,[2] although recent research and commercial applications generally accept synthesizable subsets of ANSI C/C++/SystemC/MATLAB
[...More...]

"High-level Synthesis" on:
Wikipedia
Google
Yahoo

Layout Extraction Format
Library Exchange Format (LEF) is a specification for representing the physical layout of an integrated circuit in an ASCII format. It includes design rules and abstract information about the cells.[1] LEF only has the basic information required at that level to serve the purpose of the concerned CAD tool. It helps in saving valuable resources by providing only an abstract view and thus consuming less memory overhead. LEF is used in conjunction with Design Exchange Format (DEF) to represent the complete physical layout of an integrated circuit while it is being designed. LEF originated by Tangent for their Place and Route (P&R) tools, which were bought by Cadence Design Systems.[2]References[edit]^ "Library Exchange Format" (PDF). University of Maryland, Baltimore County. Retrieved 2011-05-14.  ^ Smith, Michael J
[...More...]

"Layout Extraction Format" on:
Wikipedia
Google
Yahoo

picture info

Integrated Circuit
An integrated circuit or monolithic integrated circuit (also referred to as an IC, a chip, or a microchip) is a set of electronic circuits on one small flat piece (or "chip") of semiconductor material, normally silicon. The integration of large numbers of tiny transistors into a small chip results in circuits that are orders of magnitude smaller, cheaper, and faster than those constructed of discrete electronic components. The IC's mass production capability, reliability and building-block approach to circuit design has ensured the rapid adoption of standardized ICs in place of designs using discrete transistors. ICs are now used in virtually all electronic equipment and have revolutionized the world of electronics
[...More...]

"Integrated Circuit" on:
Wikipedia
Google
Yahoo

picture info

Routing (EDA)
In electronic design, wire routing, commonly called simply routing, is a step in the design of printed circuit boards (PCBs) and integrated circuits (ICs). It builds on a preceding step, called placement, which determines the location of each active element of an IC or component on a PCB. After placement, the routing step adds wires needed to properly connect the placed components while obeying all design rules for the IC. The task of all routers is the same. They are given some pre-existing polygons consisting of pins (also called terminals) on cells, and optionally some pre-existing wiring called preroutes. Each of these polygons are associated with a net, usually by name or number. The primary task of the router is to create geometries such that all terminals assigned to the same net are connected, no terminals assigned to different nets are connected, and all design rules are obeyed
[...More...]

"Routing (EDA)" on:
Wikipedia
Google
Yahoo
.