|
Out-of-order Execution
In computer engineering, out-of-order execution (or more formally dynamic execution) is an instruction scheduling paradigm used in high-performance central processing units to make use of instruction cycles that would otherwise be wasted. In this paradigm, a processor executes instructions in an order governed by the availability of input data and execution units, rather than by their original order in a program. In doing so, the processor can avoid being idle while waiting for the preceding instruction to complete and can, in the meantime, process the next instructions that are able to run immediately and independently. History Out-of-order execution is a restricted form of dataflow architecture, which was a major research area in computer architecture in the 1970s and early 1980s. Early use in supercomputers The first machine to use out-of-order execution was the CDC 6600 (1964), designed by James E. Thornton, which uses a scoreboard to avoid conflicts. It permits ... [...More Info...] [...Related Items...] OR: [Wikipedia] [Google] [Baidu] |
Computer Engineering
Computer engineering (CE, CoE, or CpE) is a branch of engineering specialized in developing computer hardware and software. It integrates several fields of electrical engineering, electronics engineering and computer science. Computer engineering is referred to as ''electrical and computer engineering'' or '' computer science and engineering'' at some universities. Computer engineers require training in hardware-software integration, software design, and software engineering. It can encompass areas such as electromagnetism, artificial intelligence (AI), robotics, computer networks, computer architecture and operating systems. Computer engineers are involved in many hardware and software aspects of computing, from the design of individual microcontrollers, microprocessors, personal computers, and supercomputers, to circuit design. This field of engineering not only focuses on how computer systems themselves work, but also on how to integrate them into the larger pictur ... [...More Info...] [...Related Items...] OR: [Wikipedia] [Google] [Baidu] |
IBM Journal Of Research And Development
''IBM Journal of Research and Development'' is a former, peer-reviewed bimonthly scientific journal covering research on information systems. This Journal has ceased production in 2020. According to the ''Journal Citation Reports'' in 2019, the journal had an impact factor The impact factor (IF) or journal impact factor (JIF) of an academic journal is a type of journal ranking. Journals with higher impact factor values are considered more prestigious or important within their field. The Impact Factor of a journa ... of 1.27. IBM also published the ''IBM Systems Journal'' () starting in 1962; it ceased publication in 2008 and was absorbed in part by the ''IBM Journal of Research and Development''. References External links * English-language journals IBM Information systems journals {{science-journal-stub ... [...More Info...] [...Related Items...] OR: [Wikipedia] [Google] [Baidu] |
Astronautics Corporation Of America
Astronautics Corporation of America (ACA) was established in 1959 and is a US supplier, designer, and manufacturer of avionics equipment to airlines, governments, commercial and defense aircraft manufacturers, and other avionics systems integrators. Products are used for air, sea, ground, missile and space applications. Over 150,000 aircraft have been equipped with Astronautics equipment. Astronautics products include electronic flight instrument systems, electronic flight bags, engine indicating and crew alerting systems, network server systems, multifunction displays, mission and display processors and systems, flight directors, flight control systems, inertial guidance systems, air data computers, and autopilots. History In June 1959, in Milwaukee, Wisconsin, brother and sister Nate Zelazo and Norma Paige started the Astronautics Corporation of America as an advanced technology aerospace company. Zelazo had been employed by the Navy Department, and the company's small staff ... [...More Info...] [...Related Items...] OR: [Wikipedia] [Google] [Baidu] |
Motorola 88100
The MC88100 is a microprocessor developed by Motorola that implemented 88000 RISC instruction set architecture. Announced in 1988, the MC88100 was the first 88000 implementation. It was succeeded by the MC88110 in the early 1990s. The microprocessor has separate pipelined integer, floating-point add, floating-point multiply, and load/store execution units and dispatches a single instruction (at most) per clock cycle. The separate MC88200 integrated circuit optionally add level 1 cache and a paged memory management unit. An MC88100 system typically used two of these devices for instructions and data; additional MC88200s could be added to increase the size of the caches. This partitioned scheme was chosen to provide system flexibility, the amount of cache could be varied depending on the price point. In practice, these additional chips required more space on the circuit board and the buses between the MC88200s and MC88100 added complexity and cost. The MC88100 contained 165,000 t ... [...More Info...] [...Related Items...] OR: [Wikipedia] [Google] [Baidu] |
RISC
In electronics and computer science, a reduced instruction set computer (RISC) is a computer architecture designed to simplify the individual instructions given to the computer to accomplish tasks. Compared to the instructions given to a complex instruction set computer (CISC), a RISC computer might require more instructions (more code) in order to accomplish a task because the individual instructions perform simpler operations. The goal is to offset the need to process more instructions by increasing the speed of each instruction, in particular by implementing an instruction pipeline, which may be simpler to achieve given simpler instructions. The key operational concept of the RISC computer is that each instruction performs only one function (e.g. copy a value from memory to a register). The RISC computer usually has many (16 or 32) high-speed, general-purpose registers with a load–store architecture in which the code for the register-register instructions (for performing ... [...More Info...] [...Related Items...] OR: [Wikipedia] [Google] [Baidu] |
Association For Computing Machinery
The Association for Computing Machinery (ACM) is a US-based international learned society for computing. It was founded in 1947 and is the world's largest scientific and educational computing society. The ACM is a non-profit professional membership group, reporting nearly 110,000 student and professional members . Its headquarters are in New York City. The ACM is an umbrella organization for academic and scholarly interests in computer science (informatics). Its motto is "Advancing Computing as a Science & Profession". History In 1947, a notice was sent to various people: On January 10, 1947, at the Symposium on Large-Scale Digital Calculating Machinery at the Harvard computation Laboratory, Professor Samuel H. Caldwell of Massachusetts Institute of Technology spoke of the need for an association of those interested in computing machinery, and of the need for communication between them. ..After making some inquiries during May and June, we believe there is ample interest to ... [...More Info...] [...Related Items...] OR: [Wikipedia] [Google] [Baidu] |
Yale Patt
Yale Nance Patt is an American professor of electrical and computer engineering at the University of Texas at Austin. He holds the Ernest Cockrell, Jr. Centennial Chair in Engineering. In 1965, Patt introduced the WOS module, the first complex logic gate implemented on a single piece of silicon. He is a fellow of both the Institute of Electrical and Electronics Engineers and the Association for Computing Machinery, and in 2014 he was elected to the National Academy of Engineering. Patt received his bachelor's degree at Northeastern University and his master's degree and doctorate at Stanford University, all in electrical engineering. His doctoral advisor was Richard Mattson. Patt has spent much of his career pursuing aggressive ILP, out-of-order, and speculative computer architectures, such as HPSm, the High Performance Substrate for Microprocessors. Patt is also the co-author of the textbook, ''Introduction to Computing Systems: From Bits and Gates to C and Beyond'', current ... [...More Info...] [...Related Items...] OR: [Wikipedia] [Google] [Baidu] |
Livermore Loops
Livermore loops (also known as the Livermore Fortran kernels or LFK) is a benchmark for parallel computers. It was created by Francis H. McMahon from scientific source code run on computers at Lawrence Livermore National Laboratory. It consists of 24 do loops, some of which can be vectorized, and some of which cannot. The benchmark was published in 1986 in ''Livermore fortran kernels: A computer test of numerical performance range''. The Livermore loops were originally written in Fortran, but have since been ported to many programming languages. Each loop carries out a different mathematical kernel . Those kernelsXingfu Wu. Performance Evaluation, Prediction and Visualization of Parallel Systems. Springer, 1999. {{ISBN, 0-7923-8462-8. Page 144. are: * hydrodynamics fragment * incomplete Cholesky conjugate gradient * inner product * banded linear systems solution * tridiagonal linear systems solution * general linear recurrence equations * equation of state fragment * alter ... [...More Info...] [...Related Items...] OR: [Wikipedia] [Google] [Baidu] |
Cray-1S
The Cray-1 was a supercomputer designed, manufactured and marketed by Cray Research. Announced in 1975, the first Cray-1 system was installed at Los Alamos National Laboratory in 1976. Eventually, eighty Cray-1s were sold, making it one of the most successful supercomputers in history. It is perhaps best known for its unique shape, a relatively small C-shaped cabinet with a ring of benches around the outside covering the power supplies and the cooling system. The Cray-1 was the first supercomputer to successfully implement the vector processor design. These systems improve the performance of math operations by arranging memory and registers to quickly perform a single operation on a large set of data. Previous systems like the CDC STAR-100 and ASC had implemented these concepts but did so in a way that seriously limited their performance. The Cray-1 addressed these problems and produced a machine that ran several times faster than any similar design. The Cray-1's architect was ... [...More Info...] [...Related Items...] OR: [Wikipedia] [Google] [Baidu] |
CDC Cyber 205
The CDC Cyber range of mainframe-class supercomputers were the primary products of Control Data Corporation (CDC) during the 1970s and 1980s. In their day, they were the computer architecture of choice for scientific and mathematically intensive computing. They were used for modeling fluid flow, material science stress analysis, electrochemical machining analysis, probabilistic analysis, energy and academic computing, radiation shielding modeling, and other applications. The lineup also included the Cyber 18 and Cyber 1000 minicomputers. Like their predecessor, the CDC 6600, they were unusual in using the ones' complement binary representation. Models The Cyber line included five different series of computers: * The 70 and 170 series based on the architecture of the CDC 6600 and CDC 7600 supercomputers, respectively * The 200 series based on the CDC STAR-100—released in the 1970s. * The 180 series developed by a team in Canada—released in the 1980s (after the 200 series) * ... [...More Info...] [...Related Items...] OR: [Wikipedia] [Google] [Baidu] |
Precise Exception
Tomasulo's algorithm is a computer architecture hardware algorithm for dynamic scheduling of instructions that allows out-of-order execution and enables more efficient use of multiple execution units. It was developed by Robert Tomasulo at IBM in 1967 and was first implemented in the IBM System/360 Model 91’s floating point unit. The major innovations of Tomasulo’s algorithm include register renaming in hardware, reservation stations for all execution units, and a common data bus (CDB) on which computed values broadcast to all reservation stations that may need them. These developments allow for improved parallel execution of instructions that would otherwise stall under the use of scoreboarding or other earlier algorithms. Robert Tomasulo received the Eckert–Mauchly Award in 1997 for his work on the algorithm. Implementation concepts The following are the concepts necessary to the implementation of Tomasulo's algorithm: Common data bus The Common Data Bus (CDB) co ... [...More Info...] [...Related Items...] OR: [Wikipedia] [Google] [Baidu] |
